JPS6464072A - Image memory - Google Patents
Image memoryInfo
- Publication number
- JPS6464072A JPS6464072A JP62221693A JP22169387A JPS6464072A JP S6464072 A JPS6464072 A JP S6464072A JP 62221693 A JP62221693 A JP 62221693A JP 22169387 A JP22169387 A JP 22169387A JP S6464072 A JPS6464072 A JP S6464072A
- Authority
- JP
- Japan
- Prior art keywords
- reading
- register
- random access
- action
- elements
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Image Input (AREA)
- Dram (AREA)
Abstract
PURPOSE:To perform simultaneous serial input and output actions and also to realize a random access action by connecting a reading register to each memory element together with both random and serial access buses connected to the reading register respectively. CONSTITUTION:An image memory contains memory elements M0-M7 and writing registers WR0-WR7 are connected to the input parts of elements M0-M7 together with the reading registers RR0-RR7 connected to the output parts of elements M0-M7 respectively. Then a random access bus 1 and a serial access bus 2 are connected to those registers WR0-WR7 and RR0-RR7 respectively. Then the selected writing register WRi (i=0-7) is set under an output state and a write signal is applied to the memory element Mi corresponding to the register WRi. Thus a random access writing action is secured. At the same time, the only memory element Mi is set under a reading state and only the corresponding reading register RRi is set under an output state. Thus a random access reading action is secured.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62221693A JPS6464072A (en) | 1987-09-03 | 1987-09-03 | Image memory |
US07/239,749 US4912680A (en) | 1987-09-03 | 1988-09-02 | Image memory having plural input registers and output registers to provide random and serial accesses |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62221693A JPS6464072A (en) | 1987-09-03 | 1987-09-03 | Image memory |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6464072A true JPS6464072A (en) | 1989-03-09 |
Family
ID=16770797
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62221693A Pending JPS6464072A (en) | 1987-09-03 | 1987-09-03 | Image memory |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6464072A (en) |
-
1987
- 1987-09-03 JP JP62221693A patent/JPS6464072A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5582359A (en) | Microprogram test unit | |
JPS5631154A (en) | Memory device | |
JPS56116147A (en) | Digital semiconductor integrated circuit and digital control system using it | |
EP0291581A3 (en) | Logic integrated circuit capable of simplifying a test | |
DE69028382D1 (en) | Serial multiplexed register architecture for VRAM | |
EP0217479A3 (en) | Information processing unit | |
JPS6464072A (en) | Image memory | |
JPS57141760A (en) | Semiconductor information processor | |
JPS55134442A (en) | Data transfer unit | |
JPS6464073A (en) | Image memory | |
JPS57130150A (en) | Register control system | |
JPS6423354A (en) | Duplex buffer memory control system | |
JPS56168267A (en) | Logical device | |
JPH01287767A (en) | Control circuit for ram | |
JPH01239485A (en) | Large-scale integrated circuit | |
JPS54122944A (en) | Logic circuit | |
JPS5694447A (en) | Test system of parity checker | |
JPS6479673A (en) | Test system for ram contained lsi chip | |
JPS5547547A (en) | Control device | |
JPS56168269A (en) | Logical device | |
JPS5647979A (en) | Decoding system | |
JPS54157444A (en) | Memory control system | |
JPS5488749A (en) | Information processor | |
JPS5764853A (en) | Bus tracing device | |
JPS5489173A (en) | Sequence controller |