JPS6460190A - Semiconductor storage device - Google Patents

Semiconductor storage device

Info

Publication number
JPS6460190A
JPS6460190A JP62217511A JP21751187A JPS6460190A JP S6460190 A JPS6460190 A JP S6460190A JP 62217511 A JP62217511 A JP 62217511A JP 21751187 A JP21751187 A JP 21751187A JP S6460190 A JPS6460190 A JP S6460190A
Authority
JP
Japan
Prior art keywords
address
sequential
addresses
random
writing instruction
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP62217511A
Other languages
Japanese (ja)
Other versions
JPH0783513B2 (en
Inventor
Keizo Aoyama
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP62217511A priority Critical patent/JPH0783513B2/en
Publication of JPS6460190A publication Critical patent/JPS6460190A/en
Publication of JPH0783513B2 publication Critical patent/JPH0783513B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Abstract

PURPOSE:To hold the continuity of a sequential lead by comparing always a sequential address and a random address and executing a writing to a memory only when the designated addresses of the addresses coincide and an external writing instruction is inputted. CONSTITUTION:An address comparing means 19 to compare a sequential address SA and a random address RA and to output the coincidence data of the addresses is provided. The sequential address SA and the random address RA are always compared and when the designated addresses of the addresses coincide and an external writing instruction, the inverse of We is inputted, a writing instruction, the inverse of WE3 is supplied to a RAM 13 to execute the sequential lead. Thus, even when a random writing instruction by the demand of a system is generated in the RAM to execute the sequential lead, the continuity of the sequential lead can be held.
JP62217511A 1987-08-31 1987-08-31 Semiconductor memory device Expired - Fee Related JPH0783513B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62217511A JPH0783513B2 (en) 1987-08-31 1987-08-31 Semiconductor memory device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62217511A JPH0783513B2 (en) 1987-08-31 1987-08-31 Semiconductor memory device

Publications (2)

Publication Number Publication Date
JPS6460190A true JPS6460190A (en) 1989-03-07
JPH0783513B2 JPH0783513B2 (en) 1995-09-06

Family

ID=16705376

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62217511A Expired - Fee Related JPH0783513B2 (en) 1987-08-31 1987-08-31 Semiconductor memory device

Country Status (1)

Country Link
JP (1) JPH0783513B2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5181122A (en) * 1990-06-26 1993-01-19 Konami Kogyo Kabushiki Kaisha Display device for displaying a wide picture
US5276524A (en) * 1991-06-05 1994-01-04 Konami Kogyo Kabushiki Kaisha Wide display with two CRTs arranged to form a non-overlapping juxtaposed image with one CRT movable from an accommodated position to an operative position

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5181122A (en) * 1990-06-26 1993-01-19 Konami Kogyo Kabushiki Kaisha Display device for displaying a wide picture
US5276524A (en) * 1991-06-05 1994-01-04 Konami Kogyo Kabushiki Kaisha Wide display with two CRTs arranged to form a non-overlapping juxtaposed image with one CRT movable from an accommodated position to an operative position

Also Published As

Publication number Publication date
JPH0783513B2 (en) 1995-09-06

Similar Documents

Publication Publication Date Title
DE3687307D1 (en) COMPUTER ARRANGEMENTS WITH CACHE STORAGE.
ES8103868A1 (en) Access system for memory modules.
JPS6442096A (en) Semiconductor memory
JPS6428752A (en) Data processor
CA2077297A1 (en) Dynamic address translation processing apparatus in a data processing system
JPS6432379A (en) Computer
JPS6460190A (en) Semiconductor storage device
ES416400A1 (en) Data processing systems
JPS57195375A (en) Channel controller
EP0334523A3 (en) Microprocessor
JPS6473445A (en) Data transfer controller
JPS5229131A (en) Storage protection unit for counter-channel input & output device
FR2298139A1 (en) Data processing system with fast access auxiliary programme store - has programme store coupled to large capacity buffer controlled in groups over gating circuit
JPS558615A (en) Refresh control system
FR2427646A1 (en) Programme modification system for microprocessor - has passive memory logic pages associated with correction memory and logic block
JPS54153538A (en) Read write access system to reloadable memory
JPS6429935A (en) Program execution control system
JPS5577072A (en) Buffer memory control system
JPS6484354A (en) Memory access system
JPS56163581A (en) Memory refreshing system
JPS51127637A (en) Information processing device under micro program control system
JPS5589986A (en) Refresh control system
JPS57189255A (en) Information processor
JPS6486395A (en) Storage device
JPS6467660A (en) Boot loading system

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees