JPS6454132U - - Google Patents
Info
- Publication number
- JPS6454132U JPS6454132U JP14811987U JP14811987U JPS6454132U JP S6454132 U JPS6454132 U JP S6454132U JP 14811987 U JP14811987 U JP 14811987U JP 14811987 U JP14811987 U JP 14811987U JP S6454132 U JPS6454132 U JP S6454132U
- Authority
- JP
- Japan
- Prior art keywords
- storage circuit
- pattern storage
- ram
- pattern
- address counter
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010586 diagram Methods 0.000 description 1
- 230000010355 oscillation Effects 0.000 description 1
Landscapes
- Tests Of Electronic Circuits (AREA)
Description
第１図は本考案の一実施例における概念的回路
図を示す。
１：ＣＰＵ、２：制御ＲＯＭ、３：ＲＡＭ、４
：アドレス、５，６：データバス、７：アドレス
デコーダ、８：入力情報部、９：分周・セレクト
信号のラツチ部、１０：経路セレクタ、１１：原
振部、１２：分周・分周信号セレクタ、１３：ア
ドレスカウンタ、１４：Ｄ／Ａ変換器、１５：ス
イツチ、１６：ローパスフイルタ、１７：出力バ
ツフア。
FIG. 1 shows a conceptual circuit diagram of an embodiment of the present invention. 1: CPU, 2: Control ROM, 3: RAM, 4
: Address, 5, 6: Data bus, 7: Address decoder, 8: Input information section, 9: Frequency division/select signal latch section, 10: Route selector, 11: Original oscillation section, 12: Frequency division/frequency division Signal selector, 13: address counter, 14: D/A converter, 15: switch, 16: low pass filter, 17: output buffer.
Claims (1)
むパターンジエネレータからなる信号発生装置に
おいて、ＣＰＵシステムおよびパターン記憶回路
としてＲＡＭを用いたことを特徴とする信号発生
装置。 A signal generating device comprising a pattern generator including an address counter and a pattern storage circuit, characterized in that a RAM is used as the CPU system and the pattern storage circuit.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP14811987U JPS6454132U (en) | 1987-09-30 | 1987-09-30 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP14811987U JPS6454132U (en) | 1987-09-30 | 1987-09-30 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6454132U true JPS6454132U (en) | 1989-04-04 |
Family
ID=31419146
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP14811987U Pending JPS6454132U (en) | 1987-09-30 | 1987-09-30 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6454132U (en) |
-
1987
- 1987-09-30 JP JP14811987U patent/JPS6454132U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6454132U (en) | ||
| JPH0194997U (en) | ||
| JPS6124799U (en) | effect circuit | |
| JPS6035649U (en) | Operation mode recognition device | |
| JPS63105198U (en) | ||
| JPS62127599U (en) | ||
| JPH0385587U (en) | ||
| JPH0277747U (en) | ||
| JPS59161191U (en) | electronic musical instruments | |
| JPS6025281U (en) | mixing circuit | |
| JPS6010391U (en) | Alarm | |
| JPS63105199U (en) | ||
| JPH048176U (en) | ||
| JPS6154939U (en) | ||
| JPS6265687U (en) | ||
| JPH01126761U (en) | ||
| JPS6165596U (en) | ||
| JPS5986742U (en) | Programmable timing generation circuit | |
| JPS62104581U (en) | ||
| JPS62175352U (en) | ||
| JPH0446722U (en) | ||
| JPH0290585U (en) | ||
| JPH0397237U (en) | ||
| JPH02130043U (en) | ||
| JPH01139633U (en) |