JPH02130043U - - Google Patents

Info

Publication number
JPH02130043U
JPH02130043U JP3653689U JP3653689U JPH02130043U JP H02130043 U JPH02130043 U JP H02130043U JP 3653689 U JP3653689 U JP 3653689U JP 3653689 U JP3653689 U JP 3653689U JP H02130043 U JPH02130043 U JP H02130043U
Authority
JP
Japan
Prior art keywords
address signal
address
memory
signal output
cpu
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP3653689U
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP3653689U priority Critical patent/JPH02130043U/ja
Publication of JPH02130043U publication Critical patent/JPH02130043U/ja
Pending legal-status Critical Current

Links

Description

【図面の簡単な説明】[Brief explanation of drawings]

第１図は本考案によるメモリ駆動装置の一実施
例を示すブロツク構成図、第２図は同回路におけ
るメモリの一構成例を示す図である。 １……ＣＰＵ、２……ＲＡＭ、３……ＲＯＭ、
４……ラツチ回路、５……デコーダ回路、６……
メモリ。 FIG. 1 is a block diagram showing an embodiment of a memory drive device according to the present invention, and FIG. 2 is a diagram showing an example of the configuration of a memory in the same circuit. 1...CPU, 2...RAM, 3...ROM,
4...Latch circuit, 5...Decoder circuit, 6...
memory.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] ＣＰＵから出力されるアドレス信号と、このア
ドレス信号に並行して出力される少なくとも１ビ
ツト以上の信号との組み合わせにより生成される
アドレス信号に基づいてメモリのアドレスを指定
する構成になることを特徴とするメモリ駆動装置
。 A memory address is specified based on an address signal generated by a combination of an address signal output from the CPU and at least one bit or more signal output in parallel with this address signal. memory drive device.
JP3653689U 1989-03-31 1989-03-31 Pending JPH02130043U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP3653689U JPH02130043U (en) 1989-03-31 1989-03-31

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3653689U JPH02130043U (en) 1989-03-31 1989-03-31

Publications (1)

Publication Number Publication Date
JPH02130043U true JPH02130043U (en) 1990-10-26

Family

ID=31542851

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3653689U Pending JPH02130043U (en) 1989-03-31 1989-03-31

Country Status (1)

Country Link
JP (1) JPH02130043U (en)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63311547A (en) * 1987-06-15 1988-12-20 Sanyo Electric Co Ltd Memory expanding system

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63311547A (en) * 1987-06-15 1988-12-20 Sanyo Electric Co Ltd Memory expanding system

Similar Documents

Publication Publication Date Title
JPH02130043U (en)
JPS62133016U (en)
JPS5836445U (en) Data selection circuit
JPS6062346U (en) Door ajar warning buzzer circuit
JPS6244335U (en)
JPS62125960U (en)
JPH0242139U (en)
JPH02115224U (en)
JPH0277747U (en)
JPH0325472U (en)
JPS63143936U (en)
JPS639659U (en)
JPH0292588U (en)
JPS62105547U (en)
JPH02113899U (en)
JPS6261566U (en)
JPH01175200U (en)
JPS61162146U (en)
JPS6343204U (en)
JPS6421451U (en)
JPS6228260U (en)
JPS6452076U (en)
JPS6319899U (en)
JPS5866442U (en) input device
JPS63195759U (en)