JPS639659U - - Google Patents
Info
- Publication number
- JPS639659U JPS639659U JP10081286U JP10081286U JPS639659U JP S639659 U JPS639659 U JP S639659U JP 10081286 U JP10081286 U JP 10081286U JP 10081286 U JP10081286 U JP 10081286U JP S639659 U JPS639659 U JP S639659U
- Authority
- JP
- Japan
- Prior art keywords
- latch
- circuit
- buffer circuit
- latch circuit
- bit unit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000005540 biological transmission Effects 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 2
Landscapes
- Bus Control (AREA)
Description
第１図はこの考案の実施例を示すブロツク図、
第２図は従来例を示すブロツク図である。
図中、Ｌ１，Ｌ４……ラツチ回路、Ｂ１，Ｂ４
……バツフア回路。
Figure 1 is a block diagram showing an embodiment of this invention.
FIG. 2 is a block diagram showing a conventional example. In the figure, L 1 , L 4 ... latch circuit, B 1 , B 4
...Batsuhua circuit.
Claims (1)
ラツチするために備えたラツチ回路群と、前記複
数ビツトバスの上位もしくは下位に相当するビツ
ト単位データをオンオフする第１のバツフア回路
と、そのビツト単位データを一時ラツチするラツ
チ回路と、そのラツチ回路の出力をオンオフする
第２のバツフア回路とを備え、前記ラツチ回路群
の内上位もしくは下位に相当するラツチ回路に前
記第１もしくは第２のバツフア回路の出力をラツ
チするように構成したことを特徴とするデータ送
出回路。 A group of latch circuits provided to latch each bit unit obtained by dividing a multi-bit bus into several parts, a first buffer circuit for turning on/off bit unit data corresponding to the upper or lower part of the plural bit bus, and a first buffer circuit for temporarily latching the bit unit data. The latch circuit includes a latch circuit that latches, and a second buffer circuit that turns on and off the output of the latch circuit, and the output of the first or second buffer circuit is provided to the latch circuit corresponding to the higher or lower level of the latch circuit group. A data transmission circuit characterized in that it is configured to latch.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10081286U JPS639659U (en) | 1986-07-02 | 1986-07-02 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10081286U JPS639659U (en) | 1986-07-02 | 1986-07-02 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS639659U true JPS639659U (en) | 1988-01-22 |
Family
ID=30970976
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP10081286U Pending JPS639659U (en) | 1986-07-02 | 1986-07-02 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS639659U (en) |
-
1986
- 1986-07-02 JP JP10081286U patent/JPS639659U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS639659U (en) | ||
| JPH0399368U (en) | ||
| JPH02130043U (en) | ||
| JPS6015549U (en) | Beam reinforcement | |
| JPH0193829U (en) | ||
| JPS6058093U (en) | flush toilet | |
| JPH03119202U (en) | ||
| JPS62203564U (en) | ||
| JPS62164422U (en) | ||
| JPS63143936U (en) | ||
| JPH0238828U (en) | ||
| JPS62161399U (en) | ||
| JPS60112857U (en) | Data transfer circuit between microprocessors | |
| JPH0485922U (en) | ||
| JPS6326188U (en) | ||
| JPH0486938U (en) | ||
| JPS6062101U (en) | Sequence control circuit | |
| JPS6415179U (en) | ||
| JPS63185319U (en) | ||
| JPS6035636U (en) | Flip-flop circuit with inversion inhibit mode | |
| JPS6338420U (en) | ||
| JPH02126434U (en) | ||
| JPS61334U (en) | Tri-state gate element chip | |
| JPS59118380U (en) | Remote monitoring control device | |
| JPS6390325U (en) |