JPS645241A - Terminator - Google Patents
TerminatorInfo
- Publication number
- JPS645241A JPS645241A JP16214187A JP16214187A JPS645241A JP S645241 A JPS645241 A JP S645241A JP 16214187 A JP16214187 A JP 16214187A JP 16214187 A JP16214187 A JP 16214187A JP S645241 A JPS645241 A JP S645241A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- data
- transmission
- timing
- transmission line
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Time-Division Multiplex Systems (AREA)
Abstract
PURPOSE:To attain communication via a PCM transmission line for various terminal equipments with different data speed by synchronizing the operation of a terminal equipment with the PCM transmission line, mapping a data signal of the terminal equipment to apply speed conversion and sending the result to the PCM transmission line. CONSTITUTION:A PLL (phase locked loop) circuit 100 generates a basic lock 121 to obtain various timing signals in an equipment based on the XSYN (transmission synchronizing signal) of the PCM transmission line. A mapping circuit 300 maps a transmission data SD, a transmission request signal RS, a transmission enable signal CS', a data terminal ready signal ER and a called display signal CI' by using a bus signal 259 and a signal 274. A de-mapping circuit 400 demaps the reception data RD in the timing of signals 262 and 275, the transmission enable signal CS, data set ready signal DR and the called display signal CI in the timing of the bus signal 286 and the reception carrier detection signal CD in the timing of the signal 264 to send the result to a terminal equipment.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16214187A JPS645241A (en) | 1987-06-29 | 1987-06-29 | Terminator |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16214187A JPS645241A (en) | 1987-06-29 | 1987-06-29 | Terminator |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS645241A true JPS645241A (en) | 1989-01-10 |
JPH0585093B2 JPH0585093B2 (en) | 1993-12-06 |
Family
ID=15748814
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP16214187A Granted JPS645241A (en) | 1987-06-29 | 1987-06-29 | Terminator |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS645241A (en) |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS57183147A (en) * | 1981-04-30 | 1982-11-11 | Ibm | Data transmitter |
-
1987
- 1987-06-29 JP JP16214187A patent/JPS645241A/en active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS57183147A (en) * | 1981-04-30 | 1982-11-11 | Ibm | Data transmitter |
Also Published As
Publication number | Publication date |
---|---|
JPH0585093B2 (en) | 1993-12-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB1530405A (en) | Loop data highway communication system | |
EP0360178A3 (en) | Transmitter circuit for efficiently transmitting communication traffic via phase modulated carrier signals | |
EP0385431A3 (en) | Polling communication system | |
EP0258584A3 (en) | Handshake sequence detector and method for detecting a handshake sequence | |
JPH08237326A (en) | Method and equipment for demodulating of digital high- frequency signal | |
JPS5755645A (en) | Transmission allowing system | |
US5418496A (en) | Serial data clock recovery circuit using dual oscillator circuit | |
JPS645241A (en) | Terminator | |
JPS6490628A (en) | Terminal equipment | |
EP0344736A3 (en) | High-speed synchronous data transfer system | |
FI84542B (en) | FOERFARANDE FOER VAEXLING AV OEVERFOERINGS- HASTIGHETEN I ETT MED TVENNE FRAON VARANDRA AVVIKANDE OEVERFOERINGSHASTIGHETER DRIVBART DATAOEVERFOERINGSSYSTEM. | |
KR870001713A (en) | Synchronization Digital Data Communication Network | |
JPS6449455A (en) | Terminal equipment | |
JP2578758B2 (en) | Output signal synchronizer for TDMA wireless communication system | |
JPS6429035A (en) | Two-wire data transmission system | |
ATE83347T1 (en) | METHOD AND CIRCUIT ARRANGEMENT FOR SYNCHRONIZING A CLOCK GENERATOR. | |
JPS55147059A (en) | Modulating and demodulating method of synchronous type | |
JPS598101B2 (en) | In-station transmission path monitoring method | |
JPS5781746A (en) | Control system of data transmission in loop transmission system | |
SIMON | Data-derived symbol synchronization of MASK and QASK signals(for multilevel digital communication systems) | |
JPS6436137A (en) | Terminator | |
JPS62200835A (en) | Synchronizing transmission system | |
JPS57185736A (en) | Acquisition system for time division multiplex satellite line | |
JPH0817371B2 (en) | Line synchronization method | |
JPS60106251A (en) | Bit transmitting and receiving circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
EXPY | Cancellation because of completion of term | ||
FPAY | Renewal fee payment (prs date is renewal date of database) |
Year of fee payment: 14 Free format text: PAYMENT UNTIL: 20071206 |