JPS6452283A - Memory circuit - Google Patents
Memory circuitInfo
- Publication number
- JPS6452283A JPS6452283A JP63168770A JP16877088A JPS6452283A JP S6452283 A JPS6452283 A JP S6452283A JP 63168770 A JP63168770 A JP 63168770A JP 16877088 A JP16877088 A JP 16877088A JP S6452283 A JPS6452283 A JP S6452283A
- Authority
- JP
- Japan
- Prior art keywords
- line
- turned
- digit line
- decoder
- level
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000006866 deterioration Effects 0.000 abstract 1
Landscapes
- Static Random-Access Memory (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP63168770A JPS6452283A (en) | 1988-07-08 | 1988-07-08 | Memory circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP63168770A JPS6452283A (en) | 1988-07-08 | 1988-07-08 | Memory circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6452283A true JPS6452283A (en) | 1989-02-28 |
| JPH0262920B2 JPH0262920B2 (enExample) | 1990-12-26 |
Family
ID=15874134
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP63168770A Granted JPS6452283A (en) | 1988-07-08 | 1988-07-08 | Memory circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6452283A (enExample) |
-
1988
- 1988-07-08 JP JP63168770A patent/JPS6452283A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0262920B2 (enExample) | 1990-12-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4415992A (en) | Memory system having memory cells capable of storing more than two states | |
| EP0344894A3 (en) | Memory cell | |
| JPS5480041A (en) | Decoder circuit using power switch | |
| EP0137135A3 (en) | Semiconductor memory | |
| US5307322A (en) | Memory cell for use in a multi-port RAM | |
| JPS57141097A (en) | Storage circuit | |
| JPS6325894A (ja) | 半導体記憶装置 | |
| JPH02130023A (ja) | マルチファンクション・プログラマブル・ロジック・デバイス | |
| KR0155986B1 (ko) | 반도체 기억장치 | |
| US4986666A (en) | Semiconductor memory device | |
| JPS57176587A (en) | Semiconductor ram device | |
| JPS5857838B2 (ja) | デコ−ド回路 | |
| JPS57212690A (en) | Dynamic mos memory device | |
| JPS6452283A (en) | Memory circuit | |
| JPS55134442A (en) | Data transfer unit | |
| JPS5677983A (en) | Decorder circuit | |
| JPS56107387A (en) | Semiconductor storage device | |
| KR900005442A (ko) | 반도체 기억장치 | |
| US5012451A (en) | ROM circuit | |
| US5629640A (en) | Semiconductor memory device | |
| JPH06195977A (ja) | 半導体記憶装置 | |
| JPH0658760B2 (ja) | 半導体集積回路 | |
| JPS63271797A (ja) | メモリの状態を保持する回路 | |
| KR980004994A (ko) | 정적전류 감소를 위한 반도체 메모리 장치 | |
| JPH0438698A (ja) | 半導体メモリ |