JPS6446155A - Interruption control system - Google Patents
Interruption control systemInfo
- Publication number
- JPS6446155A JPS6446155A JP20209487A JP20209487A JPS6446155A JP S6446155 A JPS6446155 A JP S6446155A JP 20209487 A JP20209487 A JP 20209487A JP 20209487 A JP20209487 A JP 20209487A JP S6446155 A JPS6446155 A JP S6446155A
- Authority
- JP
- Japan
- Prior art keywords
- interruption
- computer
- computers
- constitution
- information
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Abstract
PURPOSE:To improve the efficiency of interruption processing by setting an information storing means, an interruption deciding means and a means which carries out the interruption based on the decision of said deciding means in response to plural computers forming a multi-computer system and performing the interruption based on interruption information. CONSTITUTION:The computers 241A-241D of the same constitution are connected to the ports 210A-210D formed within a common memory adapter 200 which controls the interruptions among those computers 241A-241D. The outputs of the ports 210A-210D are stored in a common memory 231 set outside the adapter 200 via an incorporated control part 221. In such constitution of an interruption control system, the interruption information consisting of 8-bit data is stored in a register 211A of the corresponding port 210A when an interruption is given from the computer 241A to another computer. The part 221 reads out the interruption information and a request given to the computer 241B is decided by a fact that a 1st bit is equal to '1' with 6th and 7th bits equal to '01' respectively. Such operations are repeated so that the interruptions are carried out among those computers with each other.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62202094A JP2553094B2 (en) | 1987-08-13 | 1987-08-13 | Interrupt controller |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62202094A JP2553094B2 (en) | 1987-08-13 | 1987-08-13 | Interrupt controller |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6446155A true JPS6446155A (en) | 1989-02-20 |
JP2553094B2 JP2553094B2 (en) | 1996-11-13 |
Family
ID=16451868
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62202094A Expired - Fee Related JP2553094B2 (en) | 1987-08-13 | 1987-08-13 | Interrupt controller |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2553094B2 (en) |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS55154653A (en) * | 1979-05-22 | 1980-12-02 | Nec Corp | Interruption distributing system to multiprocessor |
JPS60120464A (en) * | 1983-12-05 | 1985-06-27 | Fujitsu Ltd | Controlling system of interruption |
-
1987
- 1987-08-13 JP JP62202094A patent/JP2553094B2/en not_active Expired - Fee Related
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS55154653A (en) * | 1979-05-22 | 1980-12-02 | Nec Corp | Interruption distributing system to multiprocessor |
JPS60120464A (en) * | 1983-12-05 | 1985-06-27 | Fujitsu Ltd | Controlling system of interruption |
Also Published As
Publication number | Publication date |
---|---|
JP2553094B2 (en) | 1996-11-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH04111127A (en) | Arithmetic processor | |
US4794520A (en) | Interface system for computer port sharing of multiple devices | |
EP0347929A3 (en) | Parallel processor | |
JPS6446155A (en) | Interruption control system | |
KR960003045B1 (en) | Microprocessor | |
US4718003A (en) | Method and apparatus for exchanging data between data processing units | |
JP2715737B2 (en) | Data communication method | |
JPH03214250A (en) | Memory control circuit | |
JP3220470B2 (en) | Control register writing device | |
JPH03130859A (en) | Memory transfer circuit | |
US6370595B1 (en) | Method of addressing a plurality of addressable units by a single address word | |
SU1144112A1 (en) | Interface for linking computer with common bus | |
JPS6426966A (en) | Synchronous communication method for parallel computers | |
JP2953405B2 (en) | Method for speeding up logic simulation and logic simulation apparatus | |
KR940008478B1 (en) | Memory adaptor for micro-processor | |
KR960011278B1 (en) | Flexible address controller of extended rom area | |
JPS59189430A (en) | Interruption controlling system | |
JPH06332851A (en) | Data transfer system | |
JPS6423485A (en) | Magnetic bubble memory writing controller | |
JPH02114354A (en) | Interruption control unit | |
JPH02101559A (en) | Processor circuit | |
EP0376186A2 (en) | Method of controlling arithmetic pipeline configuration in multiprocessor system | |
JPS62256139A (en) | Data processor | |
JPS603673B2 (en) | character reading device | |
JPS60218150A (en) | Data processor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
LAPS | Cancellation because of no payment of annual fees |