JPS6444651A - Home bus system - Google Patents
Home bus systemInfo
- Publication number
- JPS6444651A JPS6444651A JP62202044A JP20204487A JPS6444651A JP S6444651 A JPS6444651 A JP S6444651A JP 62202044 A JP62202044 A JP 62202044A JP 20204487 A JP20204487 A JP 20204487A JP S6444651 A JPS6444651 A JP S6444651A
- Authority
- JP
- Japan
- Prior art keywords
- polarity
- output
- error
- positive
- pulses
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Abstract
PURPOSE:To immediately recognize transmission error by providing an interface unit with an error detecting part which detects continuation of positive-polarity or negative-polarity pulses to output an error signal. CONSTITUTION:Each of interface units 4a-4c is provided with an error detecting part 6 which detects continuation of positive-polarity or negative- polarity pulses to output the error signal. Pulses are alternately applied to a clock terminal CLK and a reset terminal RESET of a counter circuit in case of a part other than the weight part of noise N. In case of the weight part of noise N, a count-up output Q2 of a counter circuit CO1 goes to the high level and the output of AN or circuit OR goes to the high level because two positive-polarity pulses are continuously inputted to the clock terminal CLK of the counter circuit CO1, and an error signal Ve is outputted. Thus, this system quickly copes with transmission error.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62202044A JP2511469B2 (en) | 1987-08-13 | 1987-08-13 | Home bus system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62202044A JP2511469B2 (en) | 1987-08-13 | 1987-08-13 | Home bus system |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6444651A true JPS6444651A (en) | 1989-02-17 |
JP2511469B2 JP2511469B2 (en) | 1996-06-26 |
Family
ID=16450997
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62202044A Expired - Lifetime JP2511469B2 (en) | 1987-08-13 | 1987-08-13 | Home bus system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2511469B2 (en) |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5742249A (en) * | 1980-08-27 | 1982-03-09 | Nippon Telegr & Teleph Corp <Ntt> | Digital transmission system |
JPS57132462A (en) * | 1981-02-09 | 1982-08-16 | Nec Corp | Monitoring system for digital relay device |
JPS57140054A (en) * | 1981-02-23 | 1982-08-30 | Nec Corp | Ami coding circuit |
JPS592461A (en) * | 1982-06-28 | 1984-01-09 | Fujitsu Ltd | Virtual synchronism preventing system |
JPS60144046A (en) * | 1984-01-06 | 1985-07-30 | Nec Corp | Frame synchronization circuit |
-
1987
- 1987-08-13 JP JP62202044A patent/JP2511469B2/en not_active Expired - Lifetime
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5742249A (en) * | 1980-08-27 | 1982-03-09 | Nippon Telegr & Teleph Corp <Ntt> | Digital transmission system |
JPS57132462A (en) * | 1981-02-09 | 1982-08-16 | Nec Corp | Monitoring system for digital relay device |
JPS57140054A (en) * | 1981-02-23 | 1982-08-30 | Nec Corp | Ami coding circuit |
JPS592461A (en) * | 1982-06-28 | 1984-01-09 | Fujitsu Ltd | Virtual synchronism preventing system |
JPS60144046A (en) * | 1984-01-06 | 1985-07-30 | Nec Corp | Frame synchronization circuit |
Also Published As
Publication number | Publication date |
---|---|
JP2511469B2 (en) | 1996-06-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0093803A3 (en) | Indicating system | |
CA2019821A1 (en) | Signal conversion circuit | |
JPS648465A (en) | Tri-state bus circuit | |
JPS6449978A (en) | Input signal discrimination system | |
JPS6444651A (en) | Home bus system | |
EP0125706B1 (en) | Signal interface circuit for a television monitor | |
EP0381217A3 (en) | Signal level detecting circuits | |
EP0272179A3 (en) | Decoding circuit | |
EP0148098A3 (en) | Process and circuit for regenerating significant moments of a periodic signal | |
DE3664071D1 (en) | Circuit arrangement for noise elimination in digital data signals in a digital transmission system | |
EP0308294A3 (en) | Noise-resistant arbiter circuit | |
SU1478218A1 (en) | Data check unit | |
TW273651B (en) | Fixed-interval timing circuit and method | |
KR940002670Y1 (en) | Signal level sencing circuit of communications system | |
JPS6460110A (en) | Code identifying circuit | |
SU1088143A2 (en) | Device for detecting errors of bipolar signal | |
JPS6461155A (en) | Optical reception circuit | |
JPS6429124A (en) | Error correction device | |
JPS57206961A (en) | Logical integrated circuit | |
JPS6449352A (en) | Input turn-off detecting circuit | |
JPS6454934A (en) | Manuchester coding and decoding circuit | |
JPS642334A (en) | Semiconductor integrated circuit | |
JPS6429123A (en) | Error correction device | |
JPS5739638A (en) | Serial data reception circuit | |
JPS6448509A (en) | Time constant circuit |