JPS644216B2 - - Google Patents

Info

Publication number
JPS644216B2
JPS644216B2 JP54164887A JP16488779A JPS644216B2 JP S644216 B2 JPS644216 B2 JP S644216B2 JP 54164887 A JP54164887 A JP 54164887A JP 16488779 A JP16488779 A JP 16488779A JP S644216 B2 JPS644216 B2 JP S644216B2
Authority
JP
Japan
Prior art keywords
control
command
bus
line
adapter
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP54164887A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5592931A (en
Inventor
Shaaru Herumyuuto
Fuoorubaagu Raasu
Gujaasutatsudo Bikutaa
Aandasoon Kurutooinji
Gyunnaa Geeru Kaaru
Norusutetsuto Baateiru
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of JPS5592931A publication Critical patent/JPS5592931A/ja
Publication of JPS644216B2 publication Critical patent/JPS644216B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
    • G06F11/221—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test buses, lines or interfaces, e.g. stuck-at or open line faults
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2294—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing by remote test
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt
    • G06F13/26—Handling requests for interconnection or transfer for access to input/output bus using interrupt with priority control
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/382—Information transfer, e.g. on bus using universal interface adapter
    • G06F13/385—Information transfer, e.g. on bus using universal interface adapter for adaptation of a particular data processing system to different peripheral devices

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Computer And Data Communications (AREA)
  • Bus Control (AREA)
  • Information Transfer Systems (AREA)
  • Small-Scale Networks (AREA)
  • Communication Control (AREA)
JP16488779A 1979-01-02 1979-12-20 Communication integrating adaptor Granted JPS5592931A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SE7900021A SE421151B (sv) 1979-01-02 1979-01-02 Kommunikationsstyrenhet i ett databehandlingssystem

Publications (2)

Publication Number Publication Date
JPS5592931A JPS5592931A (en) 1980-07-14
JPS644216B2 true JPS644216B2 (enExample) 1989-01-25

Family

ID=20336907

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16488779A Granted JPS5592931A (en) 1979-01-02 1979-12-20 Communication integrating adaptor

Country Status (6)

Country Link
US (1) US4322793A (enExample)
EP (1) EP0013739B1 (enExample)
JP (1) JPS5592931A (enExample)
CA (1) CA1129111A (enExample)
DE (1) DE2966474D1 (enExample)
SE (1) SE421151B (enExample)

Families Citing this family (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4471457A (en) * 1980-08-21 1984-09-11 International Business Machines Corporation Supervisory control of peripheral subsystems
JPS59109942A (ja) * 1982-12-15 1984-06-25 Toshiba Corp プログラマブルコントロ−ラ
US4783733A (en) * 1983-11-14 1988-11-08 Tandem Computers Incorporated Fault tolerant communications controller system
US4701845A (en) * 1984-10-25 1987-10-20 Unisys Corporation User interface processor for computer network with maintenance and programmable interrupt capability
JPS62184559A (ja) * 1986-02-06 1987-08-12 インタ−ナショナル　ビジネス　マシ−ンズ　コ−ポレ−ション デ−タ処理システム
EP0244544B1 (en) * 1986-04-30 1991-01-16 International Business Machines Corporation Very high speed line adapter for a communication controller
US4805137A (en) * 1987-01-08 1989-02-14 United Technologies Corporation Bus controller command block processing system
EP0340301B1 (de) * 1987-10-06 1993-06-16 Fraunhofer-Gesellschaft Zur Förderung Der Angewandten Forschung E.V. Digitales adaptives transformationscodierverfahren
US5146605A (en) * 1987-11-12 1992-09-08 International Business Machines Corporation Direct control facility for multiprocessor network
US5283791A (en) * 1988-08-02 1994-02-01 Cray Research Systems, Inc. Error recovery method and apparatus for high performance disk drives
US5128810A (en) * 1988-08-02 1992-07-07 Cray Research, Inc. Single disk emulation interface for an array of synchronous spindle disk drives
US5218689A (en) * 1988-08-16 1993-06-08 Cray Research, Inc. Single disk emulation interface for an array of asynchronously operating disk drives
US5012404A (en) * 1988-10-28 1991-04-30 United Technologies Corporation Integrated circuit remote terminal stores interface for communication between CPU and serial bus
JPH0366241A (ja) * 1989-08-04 1991-03-20 Matsushita Electric Ind Co Ltd プロパティ管理方法とその装置
US5367661A (en) * 1992-11-19 1994-11-22 International Business Machines Corporation Technique for controlling channel operations in a host computer by updating signals defining a dynamically alterable channel program
AT401117B (de) * 1993-04-01 1996-06-25 Elin Energieanwendung Einrichtung für eine digital-signalprozessor- platine zur anpassung eines schnellen prozessors an langsame bauteile
US5537607A (en) * 1993-04-28 1996-07-16 International Business Machines Corporation Field programmable general purpose interface adapter for connecting peripheral devices within a computer system
US5522087A (en) * 1994-03-22 1996-05-28 Verifone Inc. System for selectively operating in different modes depending upon receiving signal from a host computer within a time window upon power up
US20030195846A1 (en) 1996-06-05 2003-10-16 David Felger Method of billing a purchase made over a computer network
US7555458B1 (en) 1996-06-05 2009-06-30 Fraud Control System.Com Corporation Method of billing a purchase made over a computer network
US8229844B2 (en) * 1996-06-05 2012-07-24 Fraud Control Systems.Com Corporation Method of billing a purchase made over a computer network
US6751198B1 (en) * 1999-12-27 2004-06-15 Nortel Networks Limited System and method for measuring round trip delay of voice packets in a telephone system
US6760788B2 (en) * 2001-11-30 2004-07-06 Hewlett-Packard Development Company, L.P. Domain validation process that is transparent to a device driver
US7035595B1 (en) * 2002-01-10 2006-04-25 Berkana Wireless, Inc. Configurable wireless interface
US7436777B2 (en) * 2004-01-12 2008-10-14 Hewlett-Packard Development Company, L.P. Failed link training
US7606253B2 (en) * 2004-01-12 2009-10-20 Hewlett-Packard Development Company, L.P. Successful transactions
US7672222B2 (en) * 2004-01-12 2010-03-02 Hewlett-Packard Development Company, L.P. Link failures
US7869367B2 (en) * 2005-11-30 2011-01-11 Hewlett-Packard Development Company, L.P. Methods and systems for checking expected network traffic
US12461871B2 (en) 2023-07-25 2025-11-04 International Business Machines Corporation Device control block scan for channel recovery actions

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1323048A (en) * 1971-03-03 1973-07-11 Ibm Communications control unit
US3767863A (en) * 1972-05-22 1973-10-23 Gte Automatic Electric Lab Inc Communication switching system with modular organization and bus
GB1467726A (en) * 1974-05-02 1977-03-23 Solartron Electronic Group Interfaces for data transmission systems
DE2423260A1 (de) * 1974-05-14 1975-11-20 Siemens Ag Verfahren und schaltungsanordnung zur pruefung von daten verarbeitenden anlagen, insbesondere fernsprechvermittlungsanlagen mit ueber ein busleitungssystem an eine steuerzentrale angeschlossenen peripheren einrichtungen
FR2273317B1 (enExample) * 1974-05-28 1976-10-15 Philips Electrologica
US4099234A (en) * 1976-11-15 1978-07-04 Honeywell Information Systems Inc. Input/output processing system utilizing locked processors
US4159518A (en) * 1977-07-05 1979-06-26 International Business Machines Corporation Auto-selection priority circuits for plural channel adapters
US4155117A (en) * 1977-07-28 1979-05-15 International Business Machines Corporation Synchronizing channel-to-channel adapter
US4128883A (en) * 1977-09-30 1978-12-05 Ncr Corporation Shared busy means in a common bus environment
US4156796A (en) * 1977-11-29 1979-05-29 International Business Machines Corporation Programmable data processing communications multiplexer

Also Published As

Publication number Publication date
EP0013739B1 (en) 1983-12-07
SE7900021L (sv) 1980-07-03
CA1129111A (en) 1982-08-03
JPS5592931A (en) 1980-07-14
DE2966474D1 (en) 1984-01-12
SE421151B (sv) 1981-11-30
EP0013739A1 (en) 1980-08-06
US4322793A (en) 1982-03-30

Similar Documents

Publication Publication Date Title
JPS644216B2 (enExample)
JP2510810B2 (ja) マルチプロセッサシステムおよびその情報通信方法
US5594890A (en) Emulation system for emulating CPU core, CPU core with provision for emulation and ASIC having the CPU core
JPH0450623B2 (enExample)
JPH07311716A (ja) コンピュータシステム、コンピュータシステムに周辺装置をインタフェースさせるための並列ポート回路、およびその動作方法
WO2001006363A1 (en) A method for improving interrupt response time
US6591322B1 (en) Method and apparatus for connecting single master devices to a multimaster wired-and bus environment
JPS6030983B2 (ja) 周辺装置制御ユニツト
US8370556B2 (en) Multi-core data processor
US7685473B2 (en) Computer system, method of detecting a stall in a computer system, and signal-bearing medium embodying a program causing a computer system to perform a method of detecting a stall in a computer system
US6345332B1 (en) Bus interchange apparatus and dual system for accessing a fault information register without regard to buffer conditions
JPH05282244A (ja) 情報処理装置
US7073007B1 (en) Interrupt efficiency across expansion busses
JPS6126706B2 (enExample)
JP2998439B2 (ja) 回線制御装置
RU2018944C1 (ru) Устройство для сопряжения эвм с внешними объектами
CN120832316A (zh) 数据传输方法、存储设备及电子设备
JP2667285B2 (ja) 割込制御装置
JPH04302346A (ja) マルチプロセッサシステム
SU1291999A1 (ru) Микропроцессорное устройство обработки данных
Newman et al. The mc6809 in dma mode on the ieee-488 bus
JPH0739142U (ja) ローカルエリアネットワークシステム
JPS6113845A (ja) 通信制御装置
Gregor TMS communications software. Volume 2: Bus interface unit
JPH05342154A (ja) バスサイクル延長方式