JPS6441952A - Data transferring control system - Google Patents

Data transferring control system

Info

Publication number
JPS6441952A
JPS6441952A JP19839387A JP19839387A JPS6441952A JP S6441952 A JPS6441952 A JP S6441952A JP 19839387 A JP19839387 A JP 19839387A JP 19839387 A JP19839387 A JP 19839387A JP S6441952 A JPS6441952 A JP S6441952A
Authority
JP
Japan
Prior art keywords
page
data
bit
address
bus
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP19839387A
Other languages
Japanese (ja)
Other versions
JPH0795315B2 (en
Inventor
Hidemasa Tanaka
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP19839387A priority Critical patent/JPH0795315B2/en
Publication of JPS6441952A publication Critical patent/JPS6441952A/en
Publication of JPH0795315B2 publication Critical patent/JPH0795315B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Bus Control (AREA)

Abstract

PURPOSE:To arbitrarily set a page size by corresponding to the bit length data of page address data set to a register, controlling respective special high order and low order bus switching parts and outputting the page and respective address data in the page. CONSTITUTION:Bit length data 50 of page address data 60 are set to a page size register 7, the bit width of a page register 4 corresponds to the maximum value of the data 50, and the connection of the respective bits and respective corresponding high order bits of a second address bus is respectively switched at a bit unit by a high order bus switching part 5. Further, the connection of the flow order bit of the second address bus corresponding to the space width of a page classified by the minimum value of the data 50 and the corresponding bit of a first address bus is switched to a bit unit by a low order switching part 9, switching parts 5 and 9 are controlled by a bus control part 8, and the data 60 and address data 61 in the page are outputted to the second address bus.
JP19839387A 1987-08-07 1987-08-07 Data transfer control method Expired - Lifetime JPH0795315B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP19839387A JPH0795315B2 (en) 1987-08-07 1987-08-07 Data transfer control method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP19839387A JPH0795315B2 (en) 1987-08-07 1987-08-07 Data transfer control method

Publications (2)

Publication Number Publication Date
JPS6441952A true JPS6441952A (en) 1989-02-14
JPH0795315B2 JPH0795315B2 (en) 1995-10-11

Family

ID=16390382

Family Applications (1)

Application Number Title Priority Date Filing Date
JP19839387A Expired - Lifetime JPH0795315B2 (en) 1987-08-07 1987-08-07 Data transfer control method

Country Status (1)

Country Link
JP (1) JPH0795315B2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006253993A (en) * 2005-03-10 2006-09-21 Casio Comput Co Ltd Imaging apparatus
US7119482B2 (en) 2001-08-31 2006-10-10 Canon Kabushiki Kaisha Image display apparatus and production method thereof

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7119482B2 (en) 2001-08-31 2006-10-10 Canon Kabushiki Kaisha Image display apparatus and production method thereof
JP2006253993A (en) * 2005-03-10 2006-09-21 Casio Comput Co Ltd Imaging apparatus

Also Published As

Publication number Publication date
JPH0795315B2 (en) 1995-10-11

Similar Documents

Publication Publication Date Title
TW351787B (en) Memory subsystem capable of high speed data transfer
EP0843261A3 (en) Virtual channel memory system
JPS63146298A (en) Variable work length shift register
CA2100094A1 (en) Memory control circuit for use with a copy back cache system
JPS57117027A (en) Signal sending and receiving circuit
EP0388300A3 (en) Controller for direct memory access
WO1992009025A3 (en) Register forwarding multi-port register file
KR960004457B1 (en) Data transfer device
JPS6441952A (en) Data transferring control system
TW344823B (en) Address decoder
JPS57129536A (en) Variable logic device
KR950020125A (en) Method and apparatus for modifying the contents of registers through instruction bits
JPS55105760A (en) Memory control unit
AU3314889A (en) Data bus control circuit and technique including data latching for optimizing bus utilization
JPS5619134A (en) Direct memory access control unit
JPH03214250A (en) Memory control circuit
JPS55131844A (en) Communication controller
EP0757359A3 (en) Semiconductor memory devices
JPS5563422A (en) Data transfer system
JPS57105019A (en) Data transfer controlling system
JPH01287767A (en) Control circuit for ram
JPS57178533A (en) Data transmission controlling interface with memory
EP0398191A3 (en) Quadruple word, multiplexed, paged mode and cache memory
JPS55150032A (en) Data transfer system
JPS6481054A (en) Data transfer control system