JPS644029A - Semiconductor device - Google Patents
Semiconductor deviceInfo
- Publication number
- JPS644029A JPS644029A JP62157647A JP15764787A JPS644029A JP S644029 A JPS644029 A JP S644029A JP 62157647 A JP62157647 A JP 62157647A JP 15764787 A JP15764787 A JP 15764787A JP S644029 A JPS644029 A JP S644029A
- Authority
- JP
- Japan
- Prior art keywords
- holes
- semiconductor device
- substrate
- adhesive agent
- insulating substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/3205—Shape
- H01L2224/32057—Shape in side view
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49171—Fan-out arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8338—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/83385—Shape, e.g. interlocking features
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1515—Shape
- H01L2924/15151—Shape the die mounting substrate comprising an aperture, e.g. for underfilling, outgassing, window type wire connections
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/35—Mechanical effects
- H01L2924/351—Thermal stress
- H01L2924/3511—Warping
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Die Bonding (AREA)
Abstract
PURPOSE:To eliminate a mismatch state of a coefficient of thermal expansion during a bonding process, to prevent an external force such as a bending stress or the like exerted on a substrate from being conducted to a semiconductor device and to reduce the generation of heat due to high integration by a method wherein an adhesive agent with flexibility is used as the adhesive agent to bond the semiconductor device to the substrate, a bonding part is bonded to a region of the substrate where through holes are made at appropriate intervals and a metal film is formed on inner faces of the through holes and on the rear of the substrate. CONSTITUTION:An adhesive agent 8 is not brought into contact with the surface of an insulating substrate 2 at through holes 21 ; it has the free surface and is soft and flexible. Thanks to these properties, when the insulating substrate 2 is curved upward, the free surface of the adhesive agent 8 is shifted upward and downward at the through holes 21. When the insulating substrate 21 is cooled, it is displaced at its external circumference. This displacement value deltas is larger than a displacement value (deltap) at an external circumference of a semiconductor device 1; the free surface of the adhesive agent 8 is shifted at the through holes 21; the displacement value deltas-deltap at the external circumference can be absorbed at a mounting part of the semiconductor device where the through holes 21 are formed; the heat generated from the semiconductor device 1 can be dissipated satisfactorily from the rear of the insulating substrate 2 via metal films 23', 22, 23''.
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62157647A JP2549659B2 (en) | 1987-06-26 | 1987-06-26 | Semiconductor device |
KR1019880007240A KR970007840B1 (en) | 1987-06-26 | 1988-06-16 | Semiconductor device |
US07/489,714 US4965653A (en) | 1987-06-26 | 1990-02-28 | Semiconductor device and method of mounting the semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62157647A JP2549659B2 (en) | 1987-06-26 | 1987-06-26 | Semiconductor device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS644029A true JPS644029A (en) | 1989-01-09 |
JP2549659B2 JP2549659B2 (en) | 1996-10-30 |
Family
ID=15654296
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62157647A Expired - Lifetime JP2549659B2 (en) | 1987-06-26 | 1987-06-26 | Semiconductor device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2549659B2 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0575350U (en) * | 1992-03-17 | 1993-10-15 | 太研工業株式会社 | Two-tier vehicle storage device |
US5539243A (en) * | 1993-08-03 | 1996-07-23 | Nec Corporation | Semiconductor device having spaces and having reduced parasitic capacitance |
JP2004022995A (en) * | 2002-06-19 | 2004-01-22 | Mitsui Chemicals Inc | Method and system for bonding semiconductor chip |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6097629A (en) * | 1983-11-02 | 1985-05-31 | Hitachi Ltd | Semiconductor device |
-
1987
- 1987-06-26 JP JP62157647A patent/JP2549659B2/en not_active Expired - Lifetime
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6097629A (en) * | 1983-11-02 | 1985-05-31 | Hitachi Ltd | Semiconductor device |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0575350U (en) * | 1992-03-17 | 1993-10-15 | 太研工業株式会社 | Two-tier vehicle storage device |
US5539243A (en) * | 1993-08-03 | 1996-07-23 | Nec Corporation | Semiconductor device having spaces and having reduced parasitic capacitance |
JP2004022995A (en) * | 2002-06-19 | 2004-01-22 | Mitsui Chemicals Inc | Method and system for bonding semiconductor chip |
Also Published As
Publication number | Publication date |
---|---|
JP2549659B2 (en) | 1996-10-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0865082A4 (en) | Semiconductor device, process for producing the same, and packaged substrate | |
SG47438A1 (en) | Insulating adhesive tape and lead frame and semi-conductor device employing the tape | |
JPS57201058A (en) | Insulated semiconductor device | |
AU675176B2 (en) | Arrangement for the conduction away of heat and a process for the production thereof | |
EP0981156A3 (en) | Surface protective pressure-sensitive adhesive sheet for use in semiconductor wafer back grinding and method of use thereof | |
EP0297511A3 (en) | Connection structure between components for semiconductor apparatus | |
JPS5762539A (en) | Mounting method for semiconductor element | |
KR960039235A (en) | Internal lead bonding device with heat dissipation fins and internal lead bonding method using same | |
EP1220310A4 (en) | Semiconductor wafer with anisotropic conductor film, and method of manufacture thereof | |
JPS644029A (en) | Semiconductor device | |
JPS54155770A (en) | Manufacture of semiconductor device | |
JPS5629345A (en) | Division of wafer | |
JPS6411337A (en) | Semiconductor device | |
IE822681L (en) | Semiconductor devices with heat-dissipating means | |
JPS5314561A (en) | Packaging device of semiconductor device | |
GB9325072D0 (en) | Thermal matched ic chip assembly and fabrication method | |
EP0368666A3 (en) | Structure of film for high temperature cooking apparatus and method of formation thereof | |
JPS5367363A (en) | Semiconductor device | |
JPS5710951A (en) | Semiconductor device | |
JPS52147992A (en) | Manufacture of semiconductor device | |
JPS53144695A (en) | Semiconductor laser device | |
IT1213140B (en) | INTEGRATED ELECTRONIC COMPONENT FOR SURFACE ASSEMBLY. | |
EP0230953A3 (en) | Process for manufacturing a semiconductor device having a protective layer | |
JPS5411690A (en) | Semiconductor laser unit | |
JPS5737235A (en) | Semiconductor pressure-sensitive device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
EXPY | Cancellation because of completion of term |