JPS6433670U - - Google Patents
Info
- Publication number
- JPS6433670U JPS6433670U JP12510987U JP12510987U JPS6433670U JP S6433670 U JPS6433670 U JP S6433670U JP 12510987 U JP12510987 U JP 12510987U JP 12510987 U JP12510987 U JP 12510987U JP S6433670 U JPS6433670 U JP S6433670U
- Authority
- JP
- Japan
- Prior art keywords
- counter
- frequency
- arbitrarily
- circuit
- counters
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000001514 detection method Methods 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 3
Landscapes
- Manipulation Of Pulses (AREA)
Description
第１図は本考案の一実施例の回路図、第２図は
クロツク関係を示す説明図、第３図は本考案の応
用例を示すブロツク図である。
１，２，４，５……プログラマブルカウンタ、
３，６……ＲＳフリツプフロツプ、７……分周器
。
FIG. 1 is a circuit diagram of an embodiment of the present invention, FIG. 2 is an explanatory diagram showing clock relationships, and FIG. 3 is a block diagram showing an example of application of the present invention. 1, 2, 4, 5...programmable counter,
3, 6...RS flip-flop, 7...frequency divider.
Claims (1)
ブルカウンタと、その２つのカウンタより出力さ
れる排他的な出力信号によりラツチし表示する回
路により構成され、基準信号と任意設定可能なカ
ウンタ値により周波数の判定を行なえる周波数検
出回路。 Consists of a programmable counter that can set two counter values arbitrarily, and a circuit that latches and displays exclusive output signals output from the two counters. Frequency can be determined based on the reference signal and the arbitrarily set counter value. frequency detection circuit.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP12510987U JPS6433670U (en) | 1987-08-19 | 1987-08-19 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP12510987U JPS6433670U (en) | 1987-08-19 | 1987-08-19 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6433670U true JPS6433670U (en) | 1989-03-02 |
Family
ID=31375418
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP12510987U Pending JPS6433670U (en) | 1987-08-19 | 1987-08-19 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6433670U (en) |
-
1987
- 1987-08-19 JP JP12510987U patent/JPS6433670U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6433670U (en) | ||
| JPS5942657U (en) | Reception frequency display device | |
| JPS6275646U (en) | ||
| JPS6275598U (en) | ||
| JPH0466817U (en) | ||
| JPS6344535U (en) | ||
| JPS59194251U (en) | meter relay | |
| JPS6316724U (en) | ||
| JPH0223124U (en) | ||
| JPH0320543U (en) | ||
| JPS60193433U (en) | electronic thermometer | |
| JPS5848150U (en) | Carrier and alarm sound generation circuit | |
| JPH0164143U (en) | ||
| JPH0250793U (en) | ||
| JPS5861542U (en) | timer circuit | |
| JPH0221975U (en) | ||
| JPS6275597U (en) | ||
| JPS60106126U (en) | Weight scale with additional functions | |
| JPS62189659U (en) | ||
| JPS59152481U (en) | Clock with variable frequency oscillator | |
| JPS61168725U (en) | ||
| JPH02108438U (en) | ||
| JPS6210680U (en) | ||
| JPS62164432U (en) | ||
| JPS62167431U (en) |