JPS643276U - - Google Patents

Info

Publication number
JPS643276U
JPS643276U JP9605287U JP9605287U JPS643276U JP S643276 U JPS643276 U JP S643276U JP 9605287 U JP9605287 U JP 9605287U JP 9605287 U JP9605287 U JP 9605287U JP S643276 U JPS643276 U JP S643276U
Authority
JP
Japan
Prior art keywords
clock
video information
video
information storage
video printer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP9605287U
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP9605287U priority Critical patent/JPS643276U/ja
Publication of JPS643276U publication Critical patent/JPS643276U/ja
Pending legal-status Critical Current

Links

Landscapes

  • Television Signal Processing For Recording (AREA)

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本考案の一実施例におけるクロツク発
生回路を示すブロツク図、第2図は同実施例を説
明するための図、第3図及び第4図は同実施例の
タイミングチヤート、第5図は同実施例の機構部
を示す正面図、第6図は同実施例の回路部を示す
ブロツク図である。 76……発振子、79,80,82,83……
フリツプフロツプ、81……インバータ、84…
…ナンド回路、85……ノア回路。
FIG. 1 is a block diagram showing a clock generation circuit in an embodiment of the present invention, FIG. 2 is a diagram for explaining the embodiment, FIGS. 3 and 4 are timing charts of the embodiment, and FIG. The figure is a front view showing the mechanism section of the same embodiment, and FIG. 6 is a block diagram showing the circuit section of the same embodiment. 76...Resonator, 79, 80, 82, 83...
Flip-flop, 81... Inverter, 84...
...Nand circuit, 85...Noah circuit.

Claims (1)

【実用新案登録請求の範囲】 1 ビデオ情報をアナログ/デジタル変換してメ
モリに記憶させ記録するビデオプリンタにおいて
、ビデオ情報記憶用クロツクを必ず決められたレ
ベルからスタートさせ、その最初の状態変化まで
の時間誤差を上記ビデオ情報記憶用クロツクの1/
4周期より小さい誤差としたことを特徴とするビ
デオプリンタ。 2 ビデオ情報記憶用クロツクを水平同期信号に
て毎回スタートさせ、ビデオ情報の記憶開始位置
の誤差を小さくした実用新案登録請求の範囲第1
項記載のビデオプリンタ。 3 メモリからサーマルヘツドにデータを転送す
るクロツクの周波数を選択する手段を設けると共
に、上記クロツクのスタートを必ず決められたレ
ベルから行う実用新案登録請求の範囲第1項記載
のビデオプリンタ。 4 複数のクロツクを用いるビデオプリンタであ
つて、上記クロツクの周波数のうちの最高周波数
以上の発振周波数を持つ発振子を用い、この発振
子の発振周波数からビデオ情報記憶用クロツク、
メモリからサーマルヘツドにデータを転送するク
ロツク、マイクロコンピユータ駆動用クロツクの
いずれか少なくとも2つ以上のクロツクを得る実
用新案登録請求の範囲第1項記載のビデオプリン
タ。
[Claims for Utility Model Registration] 1. In a video printer that converts video information from analog to digital and stores it in memory for recording, the clock for storing video information must always start from a predetermined level, and the clock up to the first state change must be The time error is set to 1/1/2 of the above video information storage clock.
A video printer characterized in that the error is smaller than 4 cycles. 2 Utility model registration claim 1 in which the video information storage clock is started every time with a horizontal synchronization signal to reduce the error in the video information storage start position
Video printer as described in section. 3. The video printer according to claim 1, which is provided with means for selecting the frequency of a clock for transferring data from the memory to the thermal head, and which always starts the clock from a predetermined level. 4. A video printer using a plurality of clocks, which uses an oscillator with an oscillation frequency higher than the highest frequency among the frequencies of the clocks, and uses the oscillation frequency of this oscillator to generate a video information storage clock,
A video printer according to claim 1, which is a utility model that obtains at least two clocks selected from a clock for transferring data from a memory to a thermal head and a clock for driving a microcomputer.
JP9605287U 1987-06-19 1987-06-19 Pending JPS643276U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP9605287U JPS643276U (en) 1987-06-19 1987-06-19

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9605287U JPS643276U (en) 1987-06-19 1987-06-19

Publications (1)

Publication Number Publication Date
JPS643276U true JPS643276U (en) 1989-01-10

Family

ID=31320854

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9605287U Pending JPS643276U (en) 1987-06-19 1987-06-19

Country Status (1)

Country Link
JP (1) JPS643276U (en)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63279681A (en) * 1987-05-11 1988-11-16 Matsushita Electric Ind Co Ltd Video signal reader

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63279681A (en) * 1987-05-11 1988-11-16 Matsushita Electric Ind Co Ltd Video signal reader

Similar Documents

Publication Publication Date Title
JPS643276U (en)
JPS60140989U (en) Character display device
JPH026705Y2 (en)
JPS58107631U (en) timing generation circuit
JPH0269790U (en)
JPS6257468U (en)
JPS62169833U (en)
JPH045942U (en)
JPS6048940B2 (en) signal detection circuit
JPH01155546U (en)
JPS6034628U (en) Initial setting circuit
JPS63163067U (en)
JPS63553U (en)
JPS6128187B2 (en)
JPS6140761U (en) PLL circuit
JPS6384770U (en)
JPS60142859U (en) Time base correction circuit
JPS6027572U (en) Digital video memory device
JPS629850U (en)
JPS6036694U (en) Sampling circuit for read image data signal
JPH0452221U (en)
JPH0238645U (en)
JPS63103151U (en)
JPS6080392U (en) Absence recording device
JPH02137249U (en)