JPS6426233A - Microcomputer - Google Patents

Microcomputer

Info

Publication number
JPS6426233A
JPS6426233A JP18109887A JP18109887A JPS6426233A JP S6426233 A JPS6426233 A JP S6426233A JP 18109887 A JP18109887 A JP 18109887A JP 18109887 A JP18109887 A JP 18109887A JP S6426233 A JPS6426233 A JP S6426233A
Authority
JP
Japan
Prior art keywords
instruction
signal
bus
instruction execution
whole system
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP18109887A
Other languages
Japanese (ja)
Inventor
Fumio Tsuchiya
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP18109887A priority Critical patent/JPS6426233A/en
Publication of JPS6426233A publication Critical patent/JPS6426233A/en
Pending legal-status Critical Current

Links

Landscapes

  • Advance Control (AREA)

Abstract

PURPOSE:To improve the instruction execution speed of the whole system by generating a previous notice signal for requesting a right to use a bus separately from a bus using right request signal and inhibiting new instruction fetching operation from being started according to the previous notice signal. CONSTITUTION:A microinstruction register 7 outputs a signal PFSTOP inhibiting new instruction prefetching operation from being started while notifying that a signal BREQ is generated in a cycle before a signal BREQ informing a memory access control circuit 11 of the request for the right to use the bus accompanying a memory read line. Consequently, a break of instruction execution in the waiting state of an instruction execution part 9 is eliminated and while the supply and demand balance of an operation program by instruction prefetching and instruction decoding execution is maintained, the instruction execution speed of the whole system can be improved.
JP18109887A 1987-07-22 1987-07-22 Microcomputer Pending JPS6426233A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP18109887A JPS6426233A (en) 1987-07-22 1987-07-22 Microcomputer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP18109887A JPS6426233A (en) 1987-07-22 1987-07-22 Microcomputer

Publications (1)

Publication Number Publication Date
JPS6426233A true JPS6426233A (en) 1989-01-27

Family

ID=16094799

Family Applications (1)

Application Number Title Priority Date Filing Date
JP18109887A Pending JPS6426233A (en) 1987-07-22 1987-07-22 Microcomputer

Country Status (1)

Country Link
JP (1) JPS6426233A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05100848A (en) * 1991-10-11 1993-04-23 Matsushita Electric Ind Co Ltd Instruction pre-fetch device
US5402421A (en) * 1992-10-30 1995-03-28 Fujitsu Limited Bus control device and bus control method

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05100848A (en) * 1991-10-11 1993-04-23 Matsushita Electric Ind Co Ltd Instruction pre-fetch device
US5402421A (en) * 1992-10-30 1995-03-28 Fujitsu Limited Bus control device and bus control method

Similar Documents

Publication Publication Date Title
ES8402954A1 (en) Information processing unit.
EP0223413A3 (en) Interrupt handling in a multiprocessor computing system
JPS57176456A (en) Data processing system
JPS6426233A (en) Microcomputer
JPS54122043A (en) Electronic computer
JPS57206982A (en) Instruction controlling system
JPS5744279A (en) Cash memory controller
ES8800480A1 (en) Buffer memory control system.
JPS647145A (en) Software instruction endowing apparatus method for microprogramming system
JPS57756A (en) Data processor
JPS57178553A (en) Multiprocessor system
JPS6474617A (en) Floating-point arithmetic system
JPS559283A (en) Interface circuit system for floppy disc for microcomputer
KR940006829B1 (en) Interruptable digital processor
JPS5779555A (en) Advanced control system for instruction
JPS5794999A (en) Protection system for microinstruction control memory
JPS5734253A (en) Brunch instruction controlling circuit
JPS5663652A (en) Information processing unit
JPS54105442A (en) Microprogram control system
JPS6429946A (en) Data processor
JPS55127628A (en) Data transfer control circuit
JPS57168345A (en) Data processing device
JPS56132620A (en) Electronic computer
JPS6477242A (en) Clock control system
JPS57196338A (en) Data processor