JPS6423652A - Data buffer circuit - Google Patents
Data buffer circuitInfo
- Publication number
- JPS6423652A JPS6423652A JP17950387A JP17950387A JPS6423652A JP S6423652 A JPS6423652 A JP S6423652A JP 17950387 A JP17950387 A JP 17950387A JP 17950387 A JP17950387 A JP 17950387A JP S6423652 A JPS6423652 A JP S6423652A
- Authority
- JP
- Japan
- Prior art keywords
- interruption
- signal
- cpu
- generating
- counter circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Communication Control (AREA)
Abstract
PURPOSE:To prevent data omission from generating, by providing a means which generates two kinds of interruptions having different priority and, when a 1st interruption is not accepted, generating a 2nd interruption. CONSTITUTION:This data buffer circuit is provided with a CPU 10, latch section 20, shift register section 30, counter circuit 40, and an interruption generating section 50 which generates two kinds of interruptions having different priority to the CPU 10 in accordance with a signal RC of the counter circuit 40. When the prescribed signal RC is generated from the counter circuit 40 an interruption is requested to the CPU 10 by using the 1st interruption signal having the lower priority to the CPU 10 and, when the interruption by means of the 1st interruption signal is not accepted, the interruption request is again performed by using the 2nd interruption signal having the higher priority. Therefore, data writing is certainly carried out and the occurrence of data omission can be prevented.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP17950387A JPS6423652A (en) | 1987-07-17 | 1987-07-17 | Data buffer circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP17950387A JPS6423652A (en) | 1987-07-17 | 1987-07-17 | Data buffer circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6423652A true JPS6423652A (en) | 1989-01-26 |
Family
ID=16066952
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP17950387A Pending JPS6423652A (en) | 1987-07-17 | 1987-07-17 | Data buffer circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6423652A (en) |
-
1987
- 1987-07-17 JP JP17950387A patent/JPS6423652A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0419112A3 (en) | Serial data transmission | |
KR900006919B1 (en) | Interrupt level sharing circuit | |
FR2677831B1 (en) | MODEM WITH AN IMPROVED LINE INTERFACE CIRCUIT, ESPECIALLY FOR A COMPUTER. | |
EP0312194A3 (en) | Data processor having two modes of operation | |
EP0300757A3 (en) | Time measurement apparatus | |
JPS6423652A (en) | Data buffer circuit | |
JPS56149135A (en) | Duplex data reception system | |
JPS57174745A (en) | Control circuit for interruption priority | |
JPS6461813A (en) | Key matrix switching circuit | |
JPS56115060A (en) | Method of data transmission | |
JPS6426469A (en) | Electronic typewriter system | |
JPS57174744A (en) | Interruption processing circuit | |
JPS6448154A (en) | Bus arbitrating circuit with timeout monitor | |
JPS5638653A (en) | Semiconductor integrated circuit having conventionality | |
JPS54129944A (en) | Arithmetic controller | |
JPS538538A (en) | Electronic computer | |
JPS55105723A (en) | Data input circuit | |
JPS5336150A (en) | Interruption control unit | |
JPS57178551A (en) | Electronic computer | |
JPS5543692A (en) | Electronic computer | |
JPS57157324A (en) | Data input and output device | |
JPS5343449A (en) | Interruption system for electronic computer | |
JPS5478635A (en) | Data transfer control circuit | |
JPS6448160A (en) | Serial interface control system | |
JPS56164461A (en) | Controlling device for data processing priority |