JPS6423338A - Interface circuit - Google Patents
Interface circuitInfo
- Publication number
- JPS6423338A JPS6423338A JP18049387A JP18049387A JPS6423338A JP S6423338 A JPS6423338 A JP S6423338A JP 18049387 A JP18049387 A JP 18049387A JP 18049387 A JP18049387 A JP 18049387A JP S6423338 A JPS6423338 A JP S6423338A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- packet
- priority order
- output
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Multi Processors (AREA)
Abstract
PURPOSE:To simplify a hardware structure by transferring data to one of two register rings from the other via a data transmission line. CONSTITUTION:When an interface control circuit IFC decides that a data holding circuit 1 contains no packet, the output of a data holding circuit 2 set at the other side is selected and executed based on the output of a comparator 6. When the circuit 1 contains a packet, the execution of the circuit 1 is carried out regardless of the presence or absence of a packet in the circuit 2 since the priority order of the circuit 1 is higher than the circuit 2. Thus the clock is stopped at the side of a processing module having a low priority order when both circuits 1 and 2 contain the packets and the outputs of two comparators 5 and 6 are coincident and conflicting with each other.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62180493A JP2522951B2 (en) | 1987-07-20 | 1987-07-20 | Interface circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62180493A JP2522951B2 (en) | 1987-07-20 | 1987-07-20 | Interface circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6423338A true JPS6423338A (en) | 1989-01-26 |
JP2522951B2 JP2522951B2 (en) | 1996-08-07 |
Family
ID=16084201
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62180493A Expired - Lifetime JP2522951B2 (en) | 1987-07-20 | 1987-07-20 | Interface circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2522951B2 (en) |
-
1987
- 1987-07-20 JP JP62180493A patent/JP2522951B2/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JP2522951B2 (en) | 1996-08-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW357488B (en) | Glitch-free clock enable circuit and method for providing a glitch-free clock signal | |
TW345638B (en) | Control structure for a high-speed asynchronous pipeline | |
JPS6460035A (en) | Branching/inserting circuit | |
JPS6423338A (en) | Interface circuit | |
MY127415A (en) | Integrated circuit and information processing device | |
JPS56149135A (en) | Duplex data reception system | |
AU560962B2 (en) | Interchangeable interface circuit structure | |
US6346836B1 (en) | Synchronizing stage | |
JPS62168415A (en) | Inter-latch transmission system | |
JPS5771035A (en) | Input and output equipment for microcomputer | |
GB1473898A (en) | Data transmission systems | |
JPS5643850A (en) | Intermultiplexer communication control system | |
JPS55116122A (en) | Information processor | |
JPS57201953A (en) | Information transmitting method of multiple cpu system | |
GB2167628A (en) | Computer bus apparatus with distributed arbitration | |
JPS55121525A (en) | Priority control system of electronic computer system | |
JPS5338236A (en) | Multi-computer system | |
JPS55131844A (en) | Communication controller | |
JPS57186283A (en) | Artificial speed-up system of low-speed memory | |
JPH0661076B2 (en) | Data transfer device | |
JPS6411438A (en) | Multiple address communication circuit with confirmation answer | |
JPS57185539A (en) | Serial interface buffer system | |
JPS6425621A (en) | High impedance preventing circuit | |
JPS55153450A (en) | Control system for line polarity | |
JPH03156625A (en) | Data transfer system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
EXPY | Cancellation because of completion of term | ||
FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20080531 Year of fee payment: 12 |