JPS6411438A - Multiple address communication circuit with confirmation answer - Google Patents

Multiple address communication circuit with confirmation answer

Info

Publication number
JPS6411438A
JPS6411438A JP16755587A JP16755587A JPS6411438A JP S6411438 A JPS6411438 A JP S6411438A JP 16755587 A JP16755587 A JP 16755587A JP 16755587 A JP16755587 A JP 16755587A JP S6411438 A JPS6411438 A JP S6411438A
Authority
JP
Japan
Prior art keywords
multiple address
address
reception
answer
confirmation answer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP16755587A
Other languages
Japanese (ja)
Inventor
Teiichi Ishido
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP16755587A priority Critical patent/JPS6411438A/en
Publication of JPS6411438A publication Critical patent/JPS6411438A/en
Pending legal-status Critical Current

Links

Landscapes

  • Small-Scale Networks (AREA)
  • Multi Processors (AREA)
  • Information Transfer Systems (AREA)

Abstract

PURPOSE:To detect an abnormal answer in group units and to limit an opposite part to which a signal is resent back by informing the result of multiple address from plural multiple address reception-side circuits on the multiple address transmission-side circuit by every group based upon the number of address buses. CONSTITUTION:In an example where 2N-1 processing modes are added for N address buses, a figure shows {(2<3>-1)divided by 3} 2.3, so three confirmation answer signals are sent through each address bus and three groups are formed. This method is realized by the wired-OR format of an collector output. Thus, confirmation answer data sent out to the address bus are fetched to the multiple address answer receiving circuit 9 of the multiple address transmission-side circuit 5 at the 1 0 timing of BAK. On the multiple address transmission side, abnormality of some reception processing module is detected, three by three, from the reception result if the abnormality occurs to enable reaction such as resending to the processing module which has perfomed the abnormal reception.
JP16755587A 1987-07-03 1987-07-03 Multiple address communication circuit with confirmation answer Pending JPS6411438A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16755587A JPS6411438A (en) 1987-07-03 1987-07-03 Multiple address communication circuit with confirmation answer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16755587A JPS6411438A (en) 1987-07-03 1987-07-03 Multiple address communication circuit with confirmation answer

Publications (1)

Publication Number Publication Date
JPS6411438A true JPS6411438A (en) 1989-01-17

Family

ID=15851894

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16755587A Pending JPS6411438A (en) 1987-07-03 1987-07-03 Multiple address communication circuit with confirmation answer

Country Status (1)

Country Link
JP (1) JPS6411438A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006270447A (en) * 2005-03-23 2006-10-05 Canon Inc System and method for broadcast communication

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006270447A (en) * 2005-03-23 2006-10-05 Canon Inc System and method for broadcast communication

Similar Documents

Publication Publication Date Title
JPS6470245A (en) Automobile wiring network and operating method tereof
ATE290255T1 (en) DEVICE FOR TRANSMITTING ELECTRICAL SIGNALS
ES2067045T3 (en) ADAPTABLE VIDEO SIGNAL NOISE REDUCING SYSTEM.
EP0287992A3 (en) Readily available serial bus system
CA2007644A1 (en) Common bus control method
JPS5792948A (en) Loop data transmission system
JPS6411438A (en) Multiple address communication circuit with confirmation answer
DE3478062D1 (en) Data transmission system in a digital transmission network and arrangement for the use of this system
KR950022324A (en) Integrated circuit
JPS57132252A (en) Fault discrimination system
KR100299849B1 (en) Digital combiner for combining outputs of cell site modem in cdma mobile communication system
JPS61131632A (en) Data format system for multiplex transmission
JPS5628553A (en) Data transmission system
US6115581A (en) Apparatus for communication using multiple radio processing modules
KR930001450B1 (en) Module-group controller
GB2265736B (en) Bus analyser for modular computer system
JPS63290099A (en) Status variation data discrimination system for supervisory system
SU768016A1 (en) Data transmitter for quasielectronic automatic telephone exchange
JPH05324545A (en) Bus controller
JP3203751B2 (en) Error counting device
JPH05303537A (en) Multi-address communication circuit
JPS5583858A (en) Test method of flat cable
JPS57138240A (en) Hairpin network
JPS55137746A (en) Anomaly decision system of data transmission system
JPS6460037A (en) Polling transmission system