JPS6411361A - Semiconductor memory - Google Patents
Semiconductor memoryInfo
- Publication number
- JPS6411361A JPS6411361A JP62166905A JP16690587A JPS6411361A JP S6411361 A JPS6411361 A JP S6411361A JP 62166905 A JP62166905 A JP 62166905A JP 16690587 A JP16690587 A JP 16690587A JP S6411361 A JPS6411361 A JP S6411361A
- Authority
- JP
- Japan
- Prior art keywords
- cell
- contacts
- word line
- semiconductor memory
- contact
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/37—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells the capacitor being at least partially in a trench in the substrate
- H10B12/373—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells the capacitor being at least partially in a trench in the substrate the capacitor extending under or around the transistor
Landscapes
- Semiconductor Memories (AREA)
- Dram (AREA)
Abstract
PURPOSE:To prevent a drop in a yield rate at a process to form a contact by a method wherein contacts of bit lines for a first cell and a second cell are arranged at a dynamic-type semiconductor memory composed of a cell having one transistor, one capacitor and one contact per cell and a word line for a third cell is arranged between these contacts. CONSTITUTION:Contacts 1101, 1102 of bit lines for a first cell and a second cell which are adjacent to each other in a direction perpendicular to a direction extended from a word line 107 are arranged in said direction; a word line 1073 for a third cell is arranged between these contacts. The contacts 1101, 1102 of the first bit line and the second bit line are formed inside identical opening patterns 115 of a resist; the two contacts 1101, 1102 for two cells C1, C2 can be formed by contact holes 115 of the resist 116; accordingly, it is possible to prevent a drop in a yield rate, the contact holes being made small and the number of contacts increased.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62166905A JPS6411361A (en) | 1987-07-06 | 1987-07-06 | Semiconductor memory |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62166905A JPS6411361A (en) | 1987-07-06 | 1987-07-06 | Semiconductor memory |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6411361A true JPS6411361A (en) | 1989-01-13 |
Family
ID=15839810
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62166905A Pending JPS6411361A (en) | 1987-07-06 | 1987-07-06 | Semiconductor memory |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6411361A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6413257U (en) * | 1987-07-14 | 1989-01-24 | ||
JPH04327303A (en) * | 1991-04-25 | 1992-11-16 | Dowa Mining Co Ltd | Method for rolling bar stock with special shaped section |
-
1987
- 1987-07-06 JP JP62166905A patent/JPS6411361A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6413257U (en) * | 1987-07-14 | 1989-01-24 | ||
JPH04327303A (en) * | 1991-04-25 | 1992-11-16 | Dowa Mining Co Ltd | Method for rolling bar stock with special shaped section |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0317136A3 (en) | A method of producing a semiconductor integrated circuit device | |
MY124093A (en) | Semiconductor integrated circuit device and method for manufacturing the same | |
MY118306A (en) | Self- aligned diffused source vertical transistors with stack capacitors in a 4f- square memory cell array | |
JPS5771587A (en) | Semiconductor storing device | |
JPS5333076A (en) | Production of mos type integrated circuit | |
JPS5771574A (en) | Siemconductor memory circuit | |
JPS6411361A (en) | Semiconductor memory | |
IE802178L (en) | Integrated circuit | |
KR900019047A (en) | Semiconductor memory | |
JPS57196557A (en) | Semiconductor device | |
TW348313B (en) | Process for producing semiconductor integrated circuit device | |
JPS55150267A (en) | Semiconductor memory cell | |
EP0109854A3 (en) | Semiconductor memory devices and methods for making the same | |
CN1070279A (en) | Mask ROM | |
TW364201B (en) | Method for the production of an integrated semiconductor memory arrangement | |
JPS5541754A (en) | Semiconductor memory | |
KR20000000925A (en) | Memory cell array | |
EP0109853A3 (en) | Semiconductor memory devices and methods for making the same | |
JPS5261933A (en) | Memory unit | |
JPS6428951A (en) | Semiconductor memory device | |
JPS6489537A (en) | Lsi | |
JPS57159058A (en) | Manufacture of semiconductor memory | |
JPS5715287A (en) | Semiconductor memory | |
JPS5294784A (en) | Semiconductor device | |
JPS57188864A (en) | Semiconductor memory device |