JPS6411011U - - Google Patents
Info
- Publication number
- JPS6411011U JPS6411011U JP10596287U JP10596287U JPS6411011U JP S6411011 U JPS6411011 U JP S6411011U JP 10596287 U JP10596287 U JP 10596287U JP 10596287 U JP10596287 U JP 10596287U JP S6411011 U JPS6411011 U JP S6411011U
- Authority
- JP
- Japan
- Prior art keywords
- frequency
- oscillation
- local oscillator
- received signal
- phase
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000010355 oscillation Effects 0.000 claims 6
- 230000003321 amplification Effects 0.000 claims 3
- 238000003199 nucleic acid amplification method Methods 0.000 claims 3
- 238000001514 detection method Methods 0.000 claims 2
- 238000006243 chemical reaction Methods 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 4
- 239000003990 capacitor Substances 0.000 description 1
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Superheterodyne Receivers (AREA)
Description
第１図はこの考案の一実施例の構成を示すブロ
ツク図、第２図は同実施例の動作を説明するため
の図、第３図は従来の周波数変換装置の構成を示
すブロツク図、第４図および第５図は同周波数変
換装置の動作を説明するための図である。
１……周波数混合器、２……局部発振器、３…
…ＦＭ復調器、５……プリスケーラ、６……プロ
グラマブルデバイダ、７……位相比較器、８……
基準ＶＣＯ、９……ＶＣＯプリスケーラ、１０…
…チヤージポンプ、１２……ＰＬＬ、２０……増
幅器、２１……オペアンプ、Ｒ１〜Ｒ７……抵抗
、Ｃ……コンデンサ、ＴＲ……トランジスタ、Ｄ
……ダイオード。
FIG. 1 is a block diagram showing the configuration of an embodiment of this invention, FIG. 2 is a diagram for explaining the operation of the same embodiment, and FIG. 3 is a block diagram showing the configuration of a conventional frequency converter. 4 and 5 are diagrams for explaining the operation of the frequency converter. 1... Frequency mixer, 2... Local oscillator, 3...
...FM demodulator, 5...Prescaler, 6...Programmable divider, 7...Phase comparator, 8...
Reference VCO, 9...VCO prescaler, 10...
...Charge pump, 12...PLL, 20...Amplifier, 21...Operation amplifier, R1 to R7 ...Resistor, C...Capacitor, TR...Transistor, D
……diode.
Claims (1)
る局部発振器と、前記局部発振器の発振周波数を
制御するフエイズロツクドループと、前記受信信
号と前記局部発振器の発振出力とを混合し中間周
波信号を出力する混合器と、前記中間周波信号を
ＦＭ検波する復調器と、前記復調器の検波出力を
増幅する増幅器と、前記増幅器の出力電圧に基づ
いて発振周波数が制御され発振出力を前記フエイ
ズロツクドループの位相比較器に基準信号として
供給する基準発振器とを有する周波数変換装置に
おいて、 前記フエイズロツクドループ内の前記局部発振
器の発振周波数を制御する制御電圧に基づいて、
前記増幅器の増幅度を変化させる制御手段を設け
、前記受信信号の周波数が高い場合に前記増幅度
を下げ、前記受信信号の周波数が低い場合に前記
増幅度を上げることを特徴とする周波数変換装置
。[Claims for Utility Model Registration] A local oscillator whose oscillation frequency changes according to the frequency of a received signal, a phase-locked loop that controls the oscillation frequency of the local oscillator, and a combination of the received signal and the oscillation output of the local oscillator. a mixer that mixes the signals and outputs an intermediate frequency signal, a demodulator that performs FM detection on the intermediate frequency signal, an amplifier that amplifies the detection output of the demodulator, and an oscillation frequency that is controlled based on the output voltage of the amplifier. a reference oscillator that supplies an oscillation output to a phase comparator in the phase-locked loop as a reference signal, based on a control voltage that controls the oscillation frequency of the local oscillator in the phase-locked loop;
A frequency conversion device comprising: a control means for changing the amplification degree of the amplifier; the amplification degree is lowered when the frequency of the received signal is high; and the amplification degree is increased when the frequency of the received signal is low. .
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10596287U JPH0514569Y2 (en) | 1987-07-10 | 1987-07-10 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10596287U JPH0514569Y2 (en) | 1987-07-10 | 1987-07-10 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6411011U true JPS6411011U (en) | 1989-01-20 |
| JPH0514569Y2 JPH0514569Y2 (en) | 1993-04-19 |
Family
ID=31339046
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP10596287U Expired - Lifetime JPH0514569Y2 (en) | 1987-07-10 | 1987-07-10 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0514569Y2 (en) |
-
1987
- 1987-07-10 JP JP10596287U patent/JPH0514569Y2/ja not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0514569Y2 (en) | 1993-04-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6411011U (en) | ||
| JPS5832357Y2 (en) | Digital synthesizer transmitter pause circuit | |
| JPS6324666Y2 (en) | ||
| JPH03117946U (en) | ||
| JPS62186533U (en) | ||
| JPS61156310U (en) | ||
| JPS6438028U (en) | ||
| JPS6059631U (en) | Phase-lock droop circuit | |
| JPS62167426U (en) | ||
| JPS6298345U (en) | ||
| JPS63156130U (en) | ||
| JPS6381537U (en) | ||
| JPH0373056U (en) | ||
| JPS6364106U (en) | ||
| JPS6168525U (en) | ||
| JPS643328U (en) | ||
| JPH0469930U (en) | ||
| JPH03107828U (en) | ||
| JPS6341935U (en) | ||
| JPS62193313U (en) | ||
| JPS61154030U (en) | ||
| JPS6381431U (en) | ||
| JPH01133827U (en) | ||
| JPS6425251U (en) | ||
| JPS62125034U (en) |