JPH0469930U - - Google Patents
Info
- Publication number
- JPH0469930U JPH0469930U JP11415890U JP11415890U JPH0469930U JP H0469930 U JPH0469930 U JP H0469930U JP 11415890 U JP11415890 U JP 11415890U JP 11415890 U JP11415890 U JP 11415890U JP H0469930 U JPH0469930 U JP H0469930U
- Authority
- JP
- Japan
- Prior art keywords
- frequency
- oscillation circuit
- signal
- oscillation
- detection means
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000010355 oscillation Effects 0.000 claims description 13
- 238000001514 detection method Methods 0.000 claims 3
- 239000013078 crystal Substances 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000001052 transient effect Effects 0.000 description 1
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Superheterodyne Receivers (AREA)
Description
第１図は本考案の一実施例のＰＬＬ発振器であ
る局部発振回路２１が用いられるラジオ受信機２
２の電気的構成を示すブロツク図、第２図はスイ
ツチ３８の導通／遮断によるＰＬＬループゲイン
の変化を示すグラフ、第３図は電圧制御発振回路
３１に入力される電圧の過渡特性を示すグラフ、
第４図は従来技術のＰＬＬ発振器である局部発振
回路１が用いられるラジオ受信機２の電気的構成
を示すブロツク図である。
２１……局部発振回路、２２……ラジオ受信機
、３１……電圧制御発振回路、３２……分周器、
３３……制御回路、３４……水晶発振子、３５…
…位相比較器、３６……ＬＰＦ、３７……誤差検
出器、３８……スイツチ、３９……増幅器。
FIG. 1 shows a radio receiver 2 using a local oscillation circuit 21 which is a PLL oscillator according to an embodiment of the present invention.
2 is a graph showing changes in the PLL loop gain due to conduction/cutoff of the switch 38, and FIG. 3 is a graph showing the transient characteristics of the voltage input to the voltage controlled oscillation circuit 31. ,
FIG. 4 is a block diagram showing the electrical configuration of a radio receiver 2 using a local oscillation circuit 1 which is a PLL oscillator of the prior art. 21... Local oscillation circuit, 22... Radio receiver, 31... Voltage controlled oscillation circuit, 32... Frequency divider,
33...Control circuit, 34...Crystal oscillator, 35...
...Phase comparator, 36...LPF, 37...Error detector, 38...Switch, 39...Amplifier.
Claims (1)
る電圧制御発振回路の発振信号を分周器において
予め設定された分周比で分周した分周信号と、発
振回路からの一定周波数の発振信号とを位相比較
器において比較し、その比較結果に対応したレベ
ルの出力を前記電圧制御発振回路に入力し、所望
とする周波数の出力信号を得るようにしたフエイ
ズロツクループ発振器において、 前記位相比較器に関連して設けられ、前記分周
信号と発振信号との位相差が予め定める閾値以上
であることを検出する検出手段と、 前記位相比較器と電圧制御発振回路との間に介
在され、前記検出手段の出力に応答してゲインが
制御される増幅器とを含むことを特徴とするフエ
イズロツクループ発振器。[Scope of Claim for Utility Model Registration] A frequency-divided signal obtained by dividing an oscillation signal of a voltage-controlled oscillation circuit whose oscillation frequency changes according to the input voltage level by a preset frequency division ratio in a frequency divider, and an oscillation circuit. A phase lock device compares an oscillation signal of a constant frequency from a phase comparator, and inputs an output of a level corresponding to the comparison result to the voltage controlled oscillation circuit to obtain an output signal of a desired frequency. In the loop oscillator, a detection means is provided in association with the phase comparator and detects that the phase difference between the frequency-divided signal and the oscillation signal is greater than or equal to a predetermined threshold; and the phase comparator and the voltage controlled oscillation circuit. and an amplifier interposed between the detection means and the amplifier whose gain is controlled in response to the output of the detection means.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP11415890U JPH0469930U (en) | 1990-10-30 | 1990-10-30 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP11415890U JPH0469930U (en) | 1990-10-30 | 1990-10-30 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0469930U true JPH0469930U (en) | 1992-06-22 |
Family
ID=31861815
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP11415890U Pending JPH0469930U (en) | 1990-10-30 | 1990-10-30 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0469930U (en) |
-
1990
- 1990-10-30 JP JP11415890U patent/JPH0469930U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4280104A (en) | Phase locked loop system with improved acquisition | |
| US4598258A (en) | Circuit arrangement comprising a voltage-controlled oscillator operable with different sensitivities | |
| CA2049346A1 (en) | Fast-switching frequency synthesizer | |
| EP0582390B1 (en) | Dual mode phase-locked loop | |
| US4355413A (en) | Phase locked loop circuit | |
| US4482869A (en) | PLL Detection circuit having dual bandwidth loop filter | |
| JPH0469930U (en) | ||
| JPS6324666Y2 (en) | ||
| JPH0349473Y2 (en) | ||
| JPS6327456Y2 (en) | ||
| JPH0156580B2 (en) | ||
| JPH03113537U (en) | ||
| JPS59827Y2 (en) | phase synchronized circuit | |
| JPH0328606Y2 (en) | ||
| JPS6298806A (en) | Fm modulator | |
| JPS6238325Y2 (en) | ||
| JPH0425330U (en) | ||
| JPS6121886Y2 (en) | ||
| CA1294002C (en) | Transmitter having pll circuit | |
| JPH0371721A (en) | Phase synchronizing circuit | |
| JPH0531321B2 (en) | ||
| JP2810580B2 (en) | PLL detection circuit | |
| JPH07162272A (en) | Automatic frequency control circuit | |
| JPH0345937B2 (en) | ||
| JPS6242332U (en) |