JPS639413B2 - - Google Patents

Info

Publication number
JPS639413B2
JPS639413B2 JP1275080A JP1275080A JPS639413B2 JP S639413 B2 JPS639413 B2 JP S639413B2 JP 1275080 A JP1275080 A JP 1275080A JP 1275080 A JP1275080 A JP 1275080A JP S639413 B2 JPS639413 B2 JP S639413B2
Authority
JP
Japan
Prior art keywords
frame
memory
fifo memory
read
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP1275080A
Other languages
English (en)
Japanese (ja)
Other versions
JPS56110147A (en
Inventor
Rikio Maruta
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP1275080A priority Critical patent/JPS56110147A/ja
Publication of JPS56110147A publication Critical patent/JPS56110147A/ja
Publication of JPS639413B2 publication Critical patent/JPS639413B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Time-Division Multiplex Systems (AREA)
JP1275080A 1980-02-05 1980-02-05 Buffer memory circuit Granted JPS56110147A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1275080A JPS56110147A (en) 1980-02-05 1980-02-05 Buffer memory circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1275080A JPS56110147A (en) 1980-02-05 1980-02-05 Buffer memory circuit

Publications (2)

Publication Number Publication Date
JPS56110147A JPS56110147A (en) 1981-09-01
JPS639413B2 true JPS639413B2 (enrdf_load_stackoverflow) 1988-02-29

Family

ID=11814087

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1275080A Granted JPS56110147A (en) 1980-02-05 1980-02-05 Buffer memory circuit

Country Status (1)

Country Link
JP (1) JPS56110147A (enrdf_load_stackoverflow)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60240237A (ja) * 1984-05-15 1985-11-29 Nec Corp タイミング整合回路
JP7149168B2 (ja) * 2018-11-20 2022-10-06 ランデックス工業株式会社 アンカー補強土壁構造

Also Published As

Publication number Publication date
JPS56110147A (en) 1981-09-01

Similar Documents

Publication Publication Date Title
US6493818B2 (en) Technique for pipelining synchronization to maintain throughput across two asynchronous clock domain boundaries
US4525849A (en) Data transmission facility between two asynchronously controlled data processing systems with a buffer memory
US4945548A (en) Method and apparatus for detecting impending overflow and/or underrun of elasticity buffer
US5146477A (en) Jitter control in digital communication links
RU2146423C1 (ru) Система повторного упорядочения
US4056851A (en) Elastic buffer for serial data
US4392234A (en) PCM Signal interface apparatus
WO1996026451A1 (en) Bit error measuring instrument
US6816979B1 (en) Configurable fast clock detection logic with programmable resolution
WO2000067519A1 (en) Buffer management method and apparatus
JPS639413B2 (enrdf_load_stackoverflow)
US4974225A (en) Data receiver interface circuit
US5444658A (en) Elastic store memory circuit
EP1639601B1 (en) Asynchronous jitter reduction technique
JPH0144062B2 (enrdf_load_stackoverflow)
JP2675415B2 (ja) タイミング整合回路
JP3107667B2 (ja) セルバッファリング装置
JPH0528537B2 (enrdf_load_stackoverflow)
KR940011488B1 (ko) 동기 신호 인출용 장치
JP2000315381A (ja) ポインタ発生回路及びポインタ発生方法
JP3047416B2 (ja) インタフェース回路
JP2697629B2 (ja) 速度変換装置
JP3027652B2 (ja) 位相制御回路
US7342946B2 (en) Device for processing data signals, method thereof, and device for multiplexing data signals
JP3118518B2 (ja) デジタル通信装置