JPS6367195B2 - - Google Patents
Info
- Publication number
- JPS6367195B2 JPS6367195B2 JP56177108A JP17710881A JPS6367195B2 JP S6367195 B2 JPS6367195 B2 JP S6367195B2 JP 56177108 A JP56177108 A JP 56177108A JP 17710881 A JP17710881 A JP 17710881A JP S6367195 B2 JPS6367195 B2 JP S6367195B2
- Authority
- JP
- Japan
- Prior art keywords
- envelope
- transistor
- gate
- dummy
- modulation gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Electrophonic Musical Instruments (AREA)
- Amplitude Modulation (AREA)
- Electronic Switches (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56177108A JPS5879290A (ja) | 1981-11-06 | 1981-11-06 | レベル補正変調ゲ−ト |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56177108A JPS5879290A (ja) | 1981-11-06 | 1981-11-06 | レベル補正変調ゲ−ト |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5879290A JPS5879290A (ja) | 1983-05-13 |
| JPS6367195B2 true JPS6367195B2 (enrdf_load_stackoverflow) | 1988-12-23 |
Family
ID=16025286
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56177108A Granted JPS5879290A (ja) | 1981-11-06 | 1981-11-06 | レベル補正変調ゲ−ト |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5879290A (enrdf_load_stackoverflow) |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| IT1113744B (it) * | 1979-01-31 | 1986-01-20 | Texas Instr Semiconduttori Ita | Perfezionamento nei generatori di note per strumenti musicali elettronici |
-
1981
- 1981-11-06 JP JP56177108A patent/JPS5879290A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5879290A (ja) | 1983-05-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5172019A (en) | Bootstrapped FET sampling switch | |
| JP3019340B2 (ja) | 可変容量装置 | |
| US4800365A (en) | CMOS digital-to-analog converter circuitry | |
| US5057702A (en) | Duty radio control circuit apparatus | |
| EP0025680B1 (en) | Auto-zero amplifier circuit | |
| US4617481A (en) | Amplifier circuit free from leakage between input and output ports | |
| US4396890A (en) | Variable gain amplifier | |
| KR960701506A (ko) | 클릭/팝에 구속받지 않는 바이어스 회로(click/pop free bias circuit) | |
| GB2047492A (en) | Complementary transistor circuit | |
| JPH0983309A (ja) | 温度補償型リング発振器 | |
| KR100331400B1 (ko) | 반도체회로 | |
| EP0069444A2 (en) | Trigger pulse generator | |
| JPH08213886A (ja) | 遅延回路 | |
| US6271735B1 (en) | Oscillator controller with first and second voltage reference | |
| US4408094A (en) | Output circuit | |
| JPS6367195B2 (enrdf_load_stackoverflow) | ||
| US6894574B2 (en) | CR oscillation circuit | |
| JP2000338145A (ja) | 半導体集積回路 | |
| JPH0128957B2 (enrdf_load_stackoverflow) | ||
| WO1996038912A1 (fr) | Circuit a retard variable | |
| JP4245102B2 (ja) | しきい値検出回路、しきい値調整回路、および二乗回路 | |
| JP3408006B2 (ja) | 発振回路 | |
| JPS6217755B2 (enrdf_load_stackoverflow) | ||
| JPS6213114Y2 (enrdf_load_stackoverflow) | ||
| JP3152228B2 (ja) | 水晶発振子の温度補償装置および水晶発振器 |