JPS6360566B2 - - Google Patents
Info
- Publication number
- JPS6360566B2 JPS6360566B2 JP55026955A JP2695580A JPS6360566B2 JP S6360566 B2 JPS6360566 B2 JP S6360566B2 JP 55026955 A JP55026955 A JP 55026955A JP 2695580 A JP2695580 A JP 2695580A JP S6360566 B2 JPS6360566 B2 JP S6360566B2
- Authority
- JP
- Japan
- Prior art keywords
- capacitor
- fetq
- transistor
- bootstrap
- connection point
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 239000003990 capacitor Substances 0.000 claims description 30
- 230000001788 irregular Effects 0.000 description 9
- 238000010586 diagram Methods 0.000 description 7
- 230000007423 decrease Effects 0.000 description 3
- 230000005669 field effect Effects 0.000 description 3
- 238000007599 discharging Methods 0.000 description 2
- 230000001052 transient effect Effects 0.000 description 2
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/01—Modifications for accelerating switching
- H03K19/017—Modifications for accelerating switching in field-effect transistor circuits
- H03K19/01707—Modifications for accelerating switching in field-effect transistor circuits in asynchronous circuits
- H03K19/01714—Modifications for accelerating switching in field-effect transistor circuits in asynchronous circuits by bootstrapping, i.e. by positive feed-back
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Logic Circuits (AREA)
- Electronic Switches (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2695580A JPS56123127A (en) | 1980-03-04 | 1980-03-04 | Logic circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2695580A JPS56123127A (en) | 1980-03-04 | 1980-03-04 | Logic circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS56123127A JPS56123127A (en) | 1981-09-28 |
| JPS6360566B2 true JPS6360566B2 (enExample) | 1988-11-24 |
Family
ID=12207570
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2695580A Granted JPS56123127A (en) | 1980-03-04 | 1980-03-04 | Logic circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS56123127A (enExample) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0618322B2 (ja) * | 1984-12-28 | 1994-03-09 | 日本電気株式会社 | 出力回路 |
| JP6628837B2 (ja) * | 2018-06-15 | 2020-01-15 | 株式会社半導体エネルギー研究所 | 電子機器 |
-
1980
- 1980-03-04 JP JP2695580A patent/JPS56123127A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS56123127A (en) | 1981-09-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2996301B2 (ja) | 負荷及び時間適応電流供給ドライブ回路 | |
| US3988617A (en) | Field effect transistor bias circuit | |
| KR960008141B1 (ko) | 반도체 집적 회로 | |
| US4740717A (en) | Switching device with dynamic hysteresis | |
| JPS6238617A (ja) | 出力回路装置 | |
| JPH0347013B2 (enExample) | ||
| GB1589414A (en) | Fet driver circuits | |
| US4045688A (en) | Power-on reset circuit | |
| JPH10173511A (ja) | 電圧レベルシフチング回路 | |
| EP0032017B1 (en) | Bootstrap circuit | |
| US12101083B2 (en) | High speed driver for high frequency DCDC converter | |
| US4352996A (en) | IGFET Clock generator circuit employing MOS boatstrap capacitive drive | |
| JPH0210517B2 (enExample) | ||
| US4468576A (en) | Inverter circuit having transistors operable in a shallow saturation region for avoiding fluctuation of electrical characteristics | |
| JPS6360566B2 (enExample) | ||
| US4611134A (en) | Bootstrap driving circuit | |
| JPS61157115A (ja) | 「シユートスルー」電流抑制手段を具備したcmos | |
| US4525640A (en) | High performance and gate having an "natural" or zero threshold transistor for providing a faster rise time for the output | |
| JPH0226818B2 (enExample) | ||
| JPS63900A (ja) | ビット線路放電方法及び回路 | |
| JP3516569B2 (ja) | 出力回路 | |
| JP2944277B2 (ja) | バッファ回路 | |
| JP3890614B2 (ja) | 昇圧電圧供給回路 | |
| JPS5967724A (ja) | 半導体スイツチ回路 | |
| JP2738731B2 (ja) | 論理回路 |