JPS635790B2 - - Google Patents

Info

Publication number
JPS635790B2
JPS635790B2 JP10963582A JP10963582A JPS635790B2 JP S635790 B2 JPS635790 B2 JP S635790B2 JP 10963582 A JP10963582 A JP 10963582A JP 10963582 A JP10963582 A JP 10963582A JP S635790 B2 JPS635790 B2 JP S635790B2
Authority
JP
Japan
Prior art keywords
program
processor
processor unit
instruction
job
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP10963582A
Other languages
English (en)
Japanese (ja)
Other versions
JPS58225469A (ja
Inventor
Hajime Takagi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP10963582A priority Critical patent/JPS58225469A/ja
Publication of JPS58225469A publication Critical patent/JPS58225469A/ja
Publication of JPS635790B2 publication Critical patent/JPS635790B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/52—Program synchronisation; Mutual exclusion, e.g. by means of semaphores

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
JP10963582A 1982-06-25 1982-06-25 マルチプロセツサ制御方式 Granted JPS58225469A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP10963582A JPS58225469A (ja) 1982-06-25 1982-06-25 マルチプロセツサ制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10963582A JPS58225469A (ja) 1982-06-25 1982-06-25 マルチプロセツサ制御方式

Publications (2)

Publication Number Publication Date
JPS58225469A JPS58225469A (ja) 1983-12-27
JPS635790B2 true JPS635790B2 (en, 2012) 1988-02-05

Family

ID=14515272

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10963582A Granted JPS58225469A (ja) 1982-06-25 1982-06-25 マルチプロセツサ制御方式

Country Status (1)

Country Link
JP (1) JPS58225469A (en, 2012)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7418703B2 (en) 2002-03-20 2008-08-26 Nec Corporation Parallel processing system by OS for single processor
JP4051703B2 (ja) 2003-03-31 2008-02-27 日本電気株式会社 シングルプロセッサ向けｏｓによる並列処理システム、並列処理プログラム

Also Published As

Publication number Publication date
JPS58225469A (ja) 1983-12-27

Similar Documents

Publication Publication Date Title
US4080651A (en) Memory control processor
FI78993C (fi) Oevervakare av driftsystem.
JPS6040067B2 (ja) 分散制御型多重処理システム
US4126893A (en) Interrupt request controller for data processing system
JPS6250861B2 (en, 2012)
JP2669816B2 (ja) プロセス間通信を行うマイクロコンピュータ及びマイクロコンピュータシステムにおける複数の同時プロセスを動作させる方法
JPS5942338B2 (ja) マイクロプログラム型コンピユ−タ
JPS61272833A (ja) デ−タ処理装置
AU603876B2 (en) Multiple i/o bus virtual broadcast of programmed i/o instructions
US4056846A (en) Data processing system with apparatus for sharing channel background processing
JPS635790B2 (en, 2012)
JP2902746B2 (ja) 仮想計算機制御方式
JPS6248871B2 (en, 2012)
JPH11184828A (ja) マルチプロセッサシステムのテスト方式
JPS603229B2 (ja) 情報処理方式
JP3022398B2 (ja) 仮想計算機方式
JPH08272757A (ja) マルチプロセッサシステム及びプログラム起動方法
JPH0350662A (ja) 並列計算機の処理制御方式
JPH0344742A (ja) マルチプロセッサにおけるタスク割り当て制御方法
JP2973480B2 (ja) 通信レジスタ多重化方式
JP2932547B2 (ja) 通信レジスタ仮想化方式
JPS61101865A (ja) マルチマイクロプロセツサシステム
JPH02110631A (ja) マイクロプログラム制御方法
JPH05224951A (ja) マイクロプロセッサ・システムの割込管理方法
JPH0844570A (ja) プログラム実行システム及び方法