JPS635778B2 - - Google Patents

Info

Publication number
JPS635778B2
JPS635778B2 JP57139949A JP13994982A JPS635778B2 JP S635778 B2 JPS635778 B2 JP S635778B2 JP 57139949 A JP57139949 A JP 57139949A JP 13994982 A JP13994982 A JP 13994982A JP S635778 B2 JPS635778 B2 JP S635778B2
Authority
JP
Japan
Prior art keywords
data
write
output
read
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP57139949A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5932049A (ja
Inventor
Hidehiko Kobayashi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP57139949A priority Critical patent/JPS5932049A/ja
Publication of JPS5932049A publication Critical patent/JPS5932049A/ja
Publication of JPS635778B2 publication Critical patent/JPS635778B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Detection And Correction Of Errors (AREA)
JP57139949A 1982-08-13 1982-08-13 誤り訂正符号発生兼誤り訂正用集積回路 Granted JPS5932049A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57139949A JPS5932049A (ja) 1982-08-13 1982-08-13 誤り訂正符号発生兼誤り訂正用集積回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57139949A JPS5932049A (ja) 1982-08-13 1982-08-13 誤り訂正符号発生兼誤り訂正用集積回路

Publications (2)

Publication Number Publication Date
JPS5932049A JPS5932049A (ja) 1984-02-21
JPS635778B2 true JPS635778B2 (fr) 1988-02-05

Family

ID=15257425

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57139949A Granted JPS5932049A (ja) 1982-08-13 1982-08-13 誤り訂正符号発生兼誤り訂正用集積回路

Country Status (1)

Country Link
JP (1) JPS5932049A (fr)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02146817U (fr) * 1989-05-12 1990-12-13

Also Published As

Publication number Publication date
JPS5932049A (ja) 1984-02-21

Similar Documents

Publication Publication Date Title
US7206891B2 (en) Multi-port memory controller having independent ECC encoders
JP2958368B2 (ja) 読取り―変更―書込み動作を行なう方法及び装置
US4884271A (en) Error checking and correcting for read-modified-write operations
US5369651A (en) Multiplexed byte enable bus for partial word writes to ECC protected memory
CN111063379B (zh) 存储器装置以及操作其以用于读取页面媒体流的方法
TW200416545A (en) Semiconductor memory device and its controller
US6697921B1 (en) Signal processor providing an increased memory access rate
JPS635778B2 (fr)
JPS6349809B2 (fr)
JPS6238953A (ja) 部分書込みアクセスを圧縮する主記憶装置
JP7199493B2 (ja) 非順次的ページ連続リード
JPH0773114A (ja) 宇宙用デジタル計算機のメモリ制御回路
JPS6349808B2 (fr)
JPH05189360A (ja) データ転送および記憶方式
JPH09330181A (ja) Ｃｄ−ｒｏｍドライバにおけるセクタデータデコーディング方法及びその回路
JP2008033588A (ja) 情報処理装置
JPH10340596A (ja) データ記憶装置および半導体記憶装置
JPH0434786B2 (fr)
JPH04104345A (ja) Ｅｃｃ機構付主記憶装置の部分書き換えデータの書き込み制御方式
JPH0449593A (ja) ダイナミックｒａｍ制御回路
JPS58199498A (ja) メモリシステム
JPS61110247A (ja) 記憶装置
JPH05210966A (ja) メモリデバイス
JPH0241058B2 (fr)
JPH0520215A (ja) 情報処理装置