JPS6351294B2 - - Google Patents

Info

Publication number
JPS6351294B2
JPS6351294B2 JP21427181A JP21427181A JPS6351294B2 JP S6351294 B2 JPS6351294 B2 JP S6351294B2 JP 21427181 A JP21427181 A JP 21427181A JP 21427181 A JP21427181 A JP 21427181A JP S6351294 B2 JPS6351294 B2 JP S6351294B2
Authority
JP
Japan
Prior art keywords
register
state
memory
addressing
contents
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP21427181A
Other languages
English (en)
Japanese (ja)
Other versions
JPS58112143A (ja
Inventor
Katsuhiko Ueda
Takashi Sakao
Toshiaki Suzuki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP21427181A priority Critical patent/JPS58112143A/ja
Publication of JPS58112143A publication Critical patent/JPS58112143A/ja
Publication of JPS6351294B2 publication Critical patent/JPS6351294B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30145—Instruction analysis, e.g. decoding, instruction word fields

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Executing Machine-Instructions (AREA)
  • Advance Control (AREA)
JP21427181A 1981-12-25 1981-12-25 プログラム制御装置 Granted JPS58112143A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP21427181A JPS58112143A (ja) 1981-12-25 1981-12-25 プログラム制御装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP21427181A JPS58112143A (ja) 1981-12-25 1981-12-25 プログラム制御装置

Publications (2)

Publication Number Publication Date
JPS58112143A JPS58112143A (ja) 1983-07-04
JPS6351294B2 true JPS6351294B2 (en:Method) 1988-10-13

Family

ID=16652962

Family Applications (1)

Application Number Title Priority Date Filing Date
JP21427181A Granted JPS58112143A (ja) 1981-12-25 1981-12-25 プログラム制御装置

Country Status (1)

Country Link
JP (1) JPS58112143A (en:Method)

Also Published As

Publication number Publication date
JPS58112143A (ja) 1983-07-04

Similar Documents

Publication Publication Date Title
US4777588A (en) General-purpose register file optimized for intraprocedural register allocation, procedure calls, and multitasking performance
JP2539199B2 (ja) デジタルプロセッサ制御装置
KR970011207B1 (ko) 원자 억세스를 제공하는 레지스터가 소프트웨어 인터록 없이 공유된 레지스터의 개별 비트를 세트하고 클리어하기 위한 방법 및 장치
US4446517A (en) Microprogram memory with page addressing and address decode in memory
JP2773471B2 (ja) 情報処理装置
JPH0332818B2 (en:Method)
US4124892A (en) Data processing systems
KR910001708B1 (ko) 중앙처리장치
JPS6351294B2 (en:Method)
JPS601655B2 (ja) デ−タプリフェツチ方式
US3397391A (en) Compact storage control apparatus
JPS6230455B2 (en:Method)
US5524221A (en) Next instruction pointer calculation system for a microcomputer
JPH05334074A (ja) マイクロプロセッサ
JPS6149695B2 (en:Method)
JPH05250156A (ja) Ｒｉｓｃプロセッサ
JPH0128965B2 (en:Method)
JPH0567973B2 (en:Method)
JPS6218937B2 (en:Method)
JPS6320631A (ja) レジスタ選択方式
JPH0810443B2 (ja) メモリ制御回路
JPH0136198B2 (en:Method)
JPS62210541A (ja) レジスタ選択方式
JPS6319042A (ja) 命令先取り方法
JPH08110901A (ja) マイクロプロセッサ