JPS6349807B2 - - Google Patents

Info

Publication number
JPS6349807B2
JPS6349807B2 JP57088572A JP8857282A JPS6349807B2 JP S6349807 B2 JPS6349807 B2 JP S6349807B2 JP 57088572 A JP57088572 A JP 57088572A JP 8857282 A JP8857282 A JP 8857282A JP S6349807 B2 JPS6349807 B2 JP S6349807B2
Authority
JP
Japan
Prior art keywords
segment
address
virtual
page table
virtual address
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP57088572A
Other languages
English (en)
Japanese (ja)
Other versions
JPS58205974A (ja
Inventor
Hiroshi Nakamura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Shibaura Electric Co Ltd filed Critical Tokyo Shibaura Electric Co Ltd
Priority to JP57088572A priority Critical patent/JPS58205974A/ja
Priority to US06/495,615 priority patent/US4654777A/en
Publication of JPS58205974A publication Critical patent/JPS58205974A/ja
Publication of JPS6349807B2 publication Critical patent/JPS6349807B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Memory System Of A Hierarchy Structure (AREA)
JP57088572A 1982-05-25 1982-05-25 アドレス変換方式 Granted JPS58205974A (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP57088572A JPS58205974A (ja) 1982-05-25 1982-05-25 アドレス変換方式
US06/495,615 US4654777A (en) 1982-05-25 1983-05-18 Segmented one and two level paging address translation system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57088572A JPS58205974A (ja) 1982-05-25 1982-05-25 アドレス変換方式

Publications (2)

Publication Number Publication Date
JPS58205974A JPS58205974A (ja) 1983-12-01
JPS6349807B2 true JPS6349807B2 (enrdf_load_stackoverflow) 1988-10-05

Family

ID=13946572

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57088572A Granted JPS58205974A (ja) 1982-05-25 1982-05-25 アドレス変換方式

Country Status (1)

Country Link
JP (1) JPS58205974A (enrdf_load_stackoverflow)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61199139A (ja) * 1985-03-01 1986-09-03 Nec Corp 情報処理装置
JPS62237547A (ja) * 1986-04-09 1987-10-17 Hitachi Ltd アドレス変換方式

Also Published As

Publication number Publication date
JPS58205974A (ja) 1983-12-01

Similar Documents

Publication Publication Date Title
US4654777A (en) Segmented one and two level paging address translation system
JP2625385B2 (ja) マルチプロセッサシステム
JP4562919B2 (ja) ダイナミック・ディスプレイ・メモリを実装するための方法および装置
US5864876A (en) DMA device with local page table
KR950033840A (ko) 다중 페이지 크기를 지원하는 가상메모리 컴퓨터시스템에 대한 논리적 주소지정가능 실제메모리
JP3439167B2 (ja) コンピュータ・システムにおいてディレクトリ構造を含むメイン・メモリの内容にアドレスするための方法および装置
JPS61141055A (ja) 情報処理装置のアドレス変換方式
US5991848A (en) Computing system accessible to a split line on border of two pages within one cycle
JP2768503B2 (ja) 仮想記憶アドレス空間アクセス制御方式
US4654791A (en) Input/output paging mechanism in a data processor
JPS6349807B2 (enrdf_load_stackoverflow)
JPS6349806B2 (enrdf_load_stackoverflow)
GB2221066A (en) Address translation for I/O controller
JPS5858752B2 (ja) アドレス変換装置
JPS6273347A (ja) アドレス変換装置
JPS6149703B2 (enrdf_load_stackoverflow)
JPS6015971B2 (ja) 緩衝記憶装置
JP3456727B2 (ja) データ処理装置
JPH1091527A (ja) 記憶装置および記録媒体
JPS6143744B2 (enrdf_load_stackoverflow)
JPH07152710A (ja) マルチプロセサシステム
JP2001022640A (ja) メモリ管理方法
JPS608971A (ja) 中央処理装置
JPS6226550A (ja) 実行中プログラムの外部記憶装置への退避方式
JP2612173B2 (ja) 仮想計算機