JPS634220B2 - - Google Patents

Info

Publication number
JPS634220B2
JPS634220B2 JP9540381A JP9540381A JPS634220B2 JP S634220 B2 JPS634220 B2 JP S634220B2 JP 9540381 A JP9540381 A JP 9540381A JP 9540381 A JP9540381 A JP 9540381A JP S634220 B2 JPS634220 B2 JP S634220B2
Authority
JP
Japan
Prior art keywords
cpu unit
data
cpu
common bus
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP9540381A
Other languages
English (en)
Japanese (ja)
Other versions
JPS57211661A (en
Inventor
Hiroshi Itaya
Kenji Nakatsugawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Anritsu Corp
Original Assignee
Anritsu Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Anritsu Corp filed Critical Anritsu Corp
Priority to JP9540381A priority Critical patent/JPS57211661A/ja
Publication of JPS57211661A publication Critical patent/JPS57211661A/ja
Publication of JPS634220B2 publication Critical patent/JPS634220B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/167—Interprocessor communication using a common memory, e.g. mailbox

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Information Transfer Systems (AREA)
JP9540381A 1981-06-22 1981-06-22 Data transfer system for multiprocessor device Granted JPS57211661A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP9540381A JPS57211661A (en) 1981-06-22 1981-06-22 Data transfer system for multiprocessor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9540381A JPS57211661A (en) 1981-06-22 1981-06-22 Data transfer system for multiprocessor device

Publications (2)

Publication Number Publication Date
JPS57211661A JPS57211661A (en) 1982-12-25
JPS634220B2 true JPS634220B2 (enrdf_load_stackoverflow) 1988-01-28

Family

ID=14136696

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9540381A Granted JPS57211661A (en) 1981-06-22 1981-06-22 Data transfer system for multiprocessor device

Country Status (1)

Country Link
JP (1) JPS57211661A (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS626365A (ja) * 1985-07-02 1987-01-13 Nippon Denzai Kogyo Kenkyusho:Kk マルチプロセツサシステム

Also Published As

Publication number Publication date
JPS57211661A (en) 1982-12-25

Similar Documents

Publication Publication Date Title
US4481572A (en) Multiconfigural computers utilizing a time-shared bus
US4099236A (en) Slave microprocessor for operation with a master microprocessor and a direct memory access controller
US4453214A (en) Bus arbitrating circuit
EP0343770B1 (en) Multi-bus microcomputer system with bus arbitration
US4649471A (en) Address-controlled automatic bus arbitration and address modification
JPH0354375B2 (enrdf_load_stackoverflow)
JPS5837585B2 (ja) ケイサンキソウチ
JPH0467224B2 (enrdf_load_stackoverflow)
KR930002787B1 (ko) 주변 제어기와 어댑터 인터페이스
KR920008448B1 (ko) 데이터 프로세서
US5828891A (en) Multilevel interrupt device
US5241661A (en) DMA access arbitration device in which CPU can arbitrate on behalf of attachment having no arbiter
US5089953A (en) Control and arbitration unit
US5937206A (en) System for converting states of DMA requests into first serial information and transmitting information to first bus whenever a state change of a request
US5850529A (en) Method and apparatus for detecting a resource lock on a PCI bus
JPS634220B2 (enrdf_load_stackoverflow)
JPS5864528A (ja) 複数マイクロプロセツサのデ−タ転送方式
JPH0227696B2 (ja) Johoshorisochi
JPS61166647A (ja) マイクロプロセツサ装置およびアドレス可能なメモリから情報を読出すためのアクセス方法
JPS62154045A (ja) バス調停方式
JP5146796B2 (ja) ホストコントローラ
JPS63175964A (ja) 共有メモリ
KR100575608B1 (ko) 버스 제어회로
JP3211264B2 (ja) 外部バス制御方式
KR930005843B1 (ko) 다중 프로세서 시스템의 다수의 서브 프로세서 제어방법