JPS634149B2 - - Google Patents

Info

Publication number
JPS634149B2
JPS634149B2 JP54116086A JP11608679A JPS634149B2 JP S634149 B2 JPS634149 B2 JP S634149B2 JP 54116086 A JP54116086 A JP 54116086A JP 11608679 A JP11608679 A JP 11608679A JP S634149 B2 JPS634149 B2 JP S634149B2
Authority
JP
Japan
Prior art keywords
test
scan
package
patterns
buffer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP54116086A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5640771A (en
Inventor
Eiji Takahashi
Tadashi Okada
Kyoshi Numata
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP11608679A priority Critical patent/JPS5640771A/ja
Publication of JPS5640771A publication Critical patent/JPS5640771A/ja
Publication of JPS634149B2 publication Critical patent/JPS634149B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Tests Of Electronic Circuits (AREA)
JP11608679A 1979-09-12 1979-09-12 Test method Granted JPS5640771A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP11608679A JPS5640771A (en) 1979-09-12 1979-09-12 Test method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP11608679A JPS5640771A (en) 1979-09-12 1979-09-12 Test method

Publications (2)

Publication Number Publication Date
JPS5640771A JPS5640771A (en) 1981-04-17
JPS634149B2 true JPS634149B2 (enrdf_load_stackoverflow) 1988-01-27

Family

ID=14678357

Family Applications (1)

Application Number Title Priority Date Filing Date
JP11608679A Granted JPS5640771A (en) 1979-09-12 1979-09-12 Test method

Country Status (1)

Country Link
JP (1) JPS5640771A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPS5640771A (en) 1981-04-17

Similar Documents

Publication Publication Date Title
US6321320B1 (en) Flexible and programmable BIST engine for on-chip memory array testing and characterization
EP1377981B1 (en) Method and system to optimize test cost and disable defects for scan and bist memories
US3961252A (en) Testing embedded arrays
KR100502128B1 (ko) 시스템 온-칩에서의 내장 코아를 테스트하기 위한 방법 및 구조
EP0053665B1 (en) Testing embedded arrays in large scale integrated circuits
US5475815A (en) Built-in-self-test scheme for testing multiple memory elements
US20090300440A1 (en) Data controlling in the mbist chain architecture
JPH09318707A (ja) 半導体メモリ試験方法および装置
US6421813B1 (en) Method and apparatus for providing visibility and control over components within a programmable logic circuit for emulation purposes
US7308623B2 (en) Integrated circuit and method for testing memory on the integrated circuit
JP2591825B2 (ja) 圧縮データを用いた論理回路試験方法及びその装置
US20020188904A1 (en) Efficiency of fault simulation by logic backtracking
US6212656B1 (en) Automated scan chain sizing using Synopsys
JPS634149B2 (enrdf_load_stackoverflow)
JP2837703B2 (ja) 故障診断装置
US5671235A (en) Scan chain for shifting the state of a processor into memory at a specified point during system operation for testing purposes
US6141782A (en) Pseudo-scan testing using hardware-accessible IC structures
JP2738112B2 (ja) 情報処理装置の障害情報採取方式
US6006346A (en) Method and equipment for automatically testing electronic components
JPS62122000A (ja) 記憶素子
JP2740459B2 (ja) 半導体記憶装置
KR100425692B1 (ko) 프로세서의 외부 메모리 억세스 장치
JP4253715B2 (ja) プロセッサ
JP3018886B2 (ja) プローブ設定方法
JP2990813B2 (ja) 故障シミュレーション方法