JPS6337421B2 - - Google Patents
Info
- Publication number
- JPS6337421B2 JPS6337421B2 JP57114318A JP11431882A JPS6337421B2 JP S6337421 B2 JPS6337421 B2 JP S6337421B2 JP 57114318 A JP57114318 A JP 57114318A JP 11431882 A JP11431882 A JP 11431882A JP S6337421 B2 JPS6337421 B2 JP S6337421B2
- Authority
- JP
- Japan
- Prior art keywords
- signal
- divided
- frequency
- clock signal
- signals
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000000630 rising effect Effects 0.000 claims description 12
- 230000001360 synchronised effect Effects 0.000 claims description 11
- 238000000034 method Methods 0.000 claims description 9
- 230000010363 phase shift Effects 0.000 description 10
- 239000003990 capacitor Substances 0.000 description 3
- 238000001514 detection method Methods 0.000 description 2
- 230000001960 triggered effect Effects 0.000 description 2
- 238000010586 diagram Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Multi Processors (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57114318A JPS593677A (ja) | 1982-06-30 | 1982-06-30 | 並列同期動作制御方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57114318A JPS593677A (ja) | 1982-06-30 | 1982-06-30 | 並列同期動作制御方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS593677A JPS593677A (ja) | 1984-01-10 |
JPS6337421B2 true JPS6337421B2 (US20100154137A1-20100624-C00004.png) | 1988-07-25 |
Family
ID=14634842
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP57114318A Granted JPS593677A (ja) | 1982-06-30 | 1982-06-30 | 並列同期動作制御方法 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS593677A (US20100154137A1-20100624-C00004.png) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0480709U (US20100154137A1-20100624-C00004.png) * | 1990-11-22 | 1992-07-14 |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3638947C2 (de) * | 1986-11-14 | 1995-08-31 | Bosch Gmbh Robert | Verfahren zur Synchronisation von Rechnern eines Mehrrechnersystems und Mehrrechnersystem |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5815237B2 (ja) * | 1976-10-20 | 1983-03-24 | 新明和工業株式会社 | コンパクタ・コンテナにおけるコンテナの蓋板着脱装置 |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5815237U (ja) * | 1981-07-16 | 1983-01-31 | 株式会社東芝 | 同期装置 |
-
1982
- 1982-06-30 JP JP57114318A patent/JPS593677A/ja active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5815237B2 (ja) * | 1976-10-20 | 1983-03-24 | 新明和工業株式会社 | コンパクタ・コンテナにおけるコンテナの蓋板着脱装置 |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0480709U (US20100154137A1-20100624-C00004.png) * | 1990-11-22 | 1992-07-14 |
Also Published As
Publication number | Publication date |
---|---|
JPS593677A (ja) | 1984-01-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4254492A (en) | Redundant clock system utilizing nonsynchronous oscillators | |
US4703421A (en) | Ready line synchronization circuit for use in a duplicated computer system | |
US4419629A (en) | Automatic synchronous switch for a plurality of asynchronous oscillators | |
US6297702B1 (en) | Phase lock loop system and method | |
JPH0659769A (ja) | ディジタルコンピュータのクロック生成回路および方法 | |
US3257546A (en) | Computer check test | |
JPS6227813A (ja) | 位相同期方式 | |
GB1212213A (en) | Improvements in or relating to clock synchronising circuits | |
US4857868A (en) | Data driven clock generator | |
CA1113575A (en) | Check circuit for synchronized clocks | |
JPS6337421B2 (US20100154137A1-20100624-C00004.png) | ||
US5315183A (en) | Synchronous phase detector circuit | |
JPS63232615A (ja) | クロツク切替回路 | |
US3245048A (en) | Computer clock phase lock | |
KR900000087B1 (ko) | 병렬 동기 운전장치 | |
JP2588290B2 (ja) | データ入出力システム | |
JPS635787B2 (US20100154137A1-20100624-C00004.png) | ||
SU611286A1 (ru) | Устройство фазовой автоподстройки частоты | |
EP0112599B1 (en) | Pulse corrector | |
JP2653654B2 (ja) | コンピュータシステムの暴走監視装置 | |
SU790225A1 (ru) | Устройство дл синхронизации импульсов | |
JPH0282812A (ja) | クロック切換方式 | |
SU1177879A1 (ru) | Частотно-фазовый компаратор | |
SU1642473A1 (ru) | Многоканальное устройство синхронизации | |
SU849187A1 (ru) | Устройство дл формировани синхро-СигНАлОВ |