JPS6334674B2 - - Google Patents
Info
- Publication number
- JPS6334674B2 JPS6334674B2 JP13893886A JP13893886A JPS6334674B2 JP S6334674 B2 JPS6334674 B2 JP S6334674B2 JP 13893886 A JP13893886 A JP 13893886A JP 13893886 A JP13893886 A JP 13893886A JP S6334674 B2 JPS6334674 B2 JP S6334674B2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- output
- circuits
- signal
- outputs
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Synchronizing For Television (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP13893886A JPS62149271A (ja) | 1986-06-13 | 1986-06-13 | 垂直同期分離回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP13893886A JPS62149271A (ja) | 1986-06-13 | 1986-06-13 | 垂直同期分離回路 |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1438177A Division JPS5399718A (en) | 1977-02-10 | 1977-02-10 | Signal state detector circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS62149271A JPS62149271A (ja) | 1987-07-03 |
JPS6334674B2 true JPS6334674B2 (enrdf_load_stackoverflow) | 1988-07-12 |
Family
ID=15233654
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP13893886A Granted JPS62149271A (ja) | 1986-06-13 | 1986-06-13 | 垂直同期分離回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS62149271A (enrdf_load_stackoverflow) |
-
1986
- 1986-06-13 JP JP13893886A patent/JPS62149271A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS62149271A (ja) | 1987-07-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS6262103B2 (enrdf_load_stackoverflow) | ||
JPS6272279A (ja) | 垂直同期信号検出回路 | |
US4357630A (en) | Method for detecting vertical synchronizing signal | |
US4481648A (en) | Method and system for producing a synchronous signal from _cyclic-redundancy-coded digital data blocks | |
US5268932A (en) | Interface circuit between a plurality of transmission lines and high bit rate data terminal equipment | |
JPS6334674B2 (enrdf_load_stackoverflow) | ||
JP2637800B2 (ja) | 同期機能不全検出 | |
JPH0614758B2 (ja) | 映像信号処理方法 | |
KR860002930A (ko) | 기준신호 재생장치 | |
US4538271A (en) | Single parity bit generation circuit | |
JP2730407B2 (ja) | 断検出回路 | |
US4839912A (en) | Switching circuit arrangement for monitoring a binary signal | |
JP2697421B2 (ja) | ディジタル伝送システムのフレーム同期回路 | |
JP2594668B2 (ja) | 正補同期パルス選択回路 | |
JP2573591B2 (ja) | 複合クロツク信号受信再生回路 | |
JP3014120B2 (ja) | フレーム同期検出装置 | |
JPS58178652A (ja) | フレ−ム信号伝送方式 | |
JP2652972B2 (ja) | D2規格同期信号検出器 | |
SU1156077A1 (ru) | Мажоритарно-резервированное устройство | |
JPS61152140A (ja) | デ−タ同期回路 | |
JPH05191384A (ja) | 誤り率検出回路 | |
JPS6254257B2 (enrdf_load_stackoverflow) | ||
JPH03234138A (ja) | マトリクス・スイッチング装置 | |
JPH04255129A (ja) | 時分割多重通信回線用制御回路 | |
JPS6238697A (ja) | 局線信号選択回路 |