JPS6333183B2 - - Google Patents

Info

Publication number
JPS6333183B2
JPS6333183B2 JP56153282A JP15328281A JPS6333183B2 JP S6333183 B2 JPS6333183 B2 JP S6333183B2 JP 56153282 A JP56153282 A JP 56153282A JP 15328281 A JP15328281 A JP 15328281A JP S6333183 B2 JPS6333183 B2 JP S6333183B2
Authority
JP
Japan
Prior art keywords
address
logical
bits
line
column
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56153282A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5856275A (ja
Inventor
Takeshi Nakayama
Tatsuo Kimura
Koyo Nakagawa
Takeshi Murata
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP56153282A priority Critical patent/JPS5856275A/ja
Publication of JPS5856275A publication Critical patent/JPS5856275A/ja
Publication of JPS6333183B2 publication Critical patent/JPS6333183B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Memory System (AREA)
JP56153282A 1981-09-28 1981-09-28 ｎ次元配列デ−タのアクセス制御方式 Granted JPS5856275A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56153282A JPS5856275A (ja) 1981-09-28 1981-09-28 ｎ次元配列デ−タのアクセス制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56153282A JPS5856275A (ja) 1981-09-28 1981-09-28 ｎ次元配列デ−タのアクセス制御方式

Publications (2)

Publication Number Publication Date
JPS5856275A JPS5856275A (ja) 1983-04-02
JPS6333183B2 true JPS6333183B2 (enrdf_load_html_response) 1988-07-04

Family

ID=15559057

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56153282A Granted JPS5856275A (ja) 1981-09-28 1981-09-28 ｎ次元配列デ−タのアクセス制御方式

Country Status (1)

Country Link
JP (1) JPS5856275A (enrdf_load_html_response)

Also Published As

Publication number Publication date
JPS5856275A (ja) 1983-04-02

Similar Documents

Publication Publication Date Title
US4285040A (en) Dual mode virtual-to-real address translation mechanism
US5555380A (en) Data transfer system with buffer request including block length to update the buffer pointer prior to transferring of the block
JP3464621B2 (ja) バンク可変メモリ
JPS6333183B2 (enrdf_load_html_response)
JP3417451B2 (ja) ウィンドウの機能強化型ロケータ・ヒット・テストを行う方法およびデータ処理システム
US6359812B2 (en) Memory device
JP3397709B2 (ja) フレーム・バッファ線形アドレス指定方法
JP2001128108A (ja) ビデオ処理装置
JP2001209574A (ja) 記憶装置の制御方法
JPH0636550A (ja) 半導体記憶装置
JP3216965B2 (ja) データ受信装置、方法、およびシステム
JP2002163887A (ja) シンクロナスｄｒａｍ
JPS6125162B2 (enrdf_load_html_response)
JPS59168539A (ja) 情報記憶装置
JP2708841B2 (ja) ビットマップメモリの書き込み方法
JP2846357B2 (ja) フォントメモリ装置
JP3036441B2 (ja) １チップメモリデバイス
JP2771350B2 (ja) 画像処理装置
JPH0237598B2 (enrdf_load_html_response)
JPH0544698B2 (enrdf_load_html_response)
JP2591362B2 (ja) データ選択処理方法
JPS6347908Y2 (enrdf_load_html_response)
JP2954988B2 (ja) 情報処理装置
JPS59218690A (ja) バツフア記憶装置
JPH055134B2 (enrdf_load_html_response)