JPS63318633A - Digital differential analyzer - Google Patents

Digital differential analyzer

Info

Publication number
JPS63318633A
JPS63318633A JP15582987A JP15582987A JPS63318633A JP S63318633 A JPS63318633 A JP S63318633A JP 15582987 A JP15582987 A JP 15582987A JP 15582987 A JP15582987 A JP 15582987A JP S63318633 A JPS63318633 A JP S63318633A
Authority
JP
Japan
Prior art keywords
line
counter
drawn
register
value
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP15582987A
Other languages
Japanese (ja)
Inventor
Masakatsu Maruyama
征克 丸山
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP15582987A priority Critical patent/JPS63318633A/en
Publication of JPS63318633A publication Critical patent/JPS63318633A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To allow a thick line whose end point is vertical to a straight line direction to draw at high speed, by providing a Y start point counter, an X start point counter, a K residual register and plural multiplexers, etc., and executing a start point calculation corresponding to the inclination of the straight line. CONSTITUTION:When a thick line from a start point P0 (x0=0, y0=0) to an end point Pn (xn=10, yn=5) is drawn first of all, a line of P0-Pn is drawn, and subsequently, a line being vertical to the line of P0-Pn is drawn, and subsequently, a line being vertical to the line of P0-Pn, and also, passing through P0 is drawn, and X and Y coordinate values of the start point derived on its line are set. That is, first of all, a Y start point counter 206 is decreased by '1' by a control circuit 201, and subsequently, a multiplexer 208 selects a K register 204, and a multiplexer 209 selects a K residual register 207 and executes addition by an adders 106, and writes its result in the register 207. Next, the counter 206, and the X start point counter 205 shift a value to a Y counter 102, and an X counter 101, respectively, and the initialization is ended. Since each straight line is drawn successively, the thick lines whose end points are vertical to the line direction can be drawn at high speed.

Description

【発明の詳細な説明】 産業上の利用分野 本発明は、任意の2点間に任意の太さの直線を描画する
ため座標計算を行うデジタル微分解析機(以降DDムと
略す)に関するものである◎従来の技術 従来のグラフィック装置のラスク表示方式で任意の幅の
線を描く装置はほとんどなく1通常は、第7図のように
長方形のわくの中を水平に切シ両端点を算出し水平に塗
シつぶしていく方法がとられていた@ 発明が解決しようとする問題点 この方法だと長方形が水平にねている時には良いが、立
ってくると描画本数が増え、さらにソフトウェアにより
対応してるため遅かった口重発明はかかる点に鑑みてな
されたもので高速に太線を描画することを目的としてい
る◇問題点を解決するための手段 本発明は上記問題点を解決するため、DDムに始点座標
を記憶するカウンタを設け、描画する線と垂直な成分に
より次の始点を求めることで複数の同じ傾きの直線を並
んで描画し太線描画とするものである〇 作用 本発明は上記した構成によ91次に描画する初期状態を
前回描画した初期状態を記憶しておいてその値よシ計算
することで、複数の同じ傾き直線で、かつ、始点の位置
が描くべき太線の方向に対し垂直K並び、任意の太線描
画に対して、高速に描画を行うことができる◎ 実施例 一般にDDムは第2図に示す線分P。−Pnの直11i
Iを描くために、どこの格子点上に点を打つかを算出す
るものである◎ 一本の直線を描画するためのDDムのブロック図を第3
図に示す0第3図において傾きが0以上1以下の場合に
ついて説明する口まず初期状態において、Xカウンタ1
01iXoの値、!カウンタ102を10の値、また残
差レジスタを始点でのτ軸の接辺の値でかつ、小数点以
下の部分に等しい値とする0第2図の例では、Xカウン
タ101は0.!カウンタ102も0.残差レジスタ1
04も0となる◎またΔyの値を保持するレジスタ10
3は1次式〇)の値とする。
[Detailed Description of the Invention] Industrial Application Field The present invention relates to a digital differential analyzer (hereinafter abbreviated as DD) that calculates coordinates in order to draw a straight line of arbitrary thickness between two arbitrary points. ◎Conventional technology There are almost no conventional graphic devices that draw lines of arbitrary width using the rask display method.1Normally, as shown in Figure 7, a rectangular frame is cut horizontally and both end points are calculated. A method of filling in horizontally @ Problems that the invention aims to solve This method is good when the rectangle is lying horizontally, but when the rectangle stands up, the number of lines to be drawn increases, and this can be handled by software. The invention was made in view of this point and aims to draw thick lines at high speed.Means for solving the problemThe present invention solves the above problem by A counter is provided in the system to store the starting point coordinates, and by determining the next starting point from a component perpendicular to the line to be drawn, a plurality of straight lines with the same inclination are drawn side by side and a thick line is drawn. By storing the initial state that was drawn last time and calculating the initial state to be drawn next using the above configuration, it is possible to calculate the initial state to be drawn next using multiple straight lines with the same inclination and the position of the starting point in the direction of the thick line to be drawn. ◎ Embodiment In general, the DDM is the line segment P shown in FIG. 2. -Pn straight 11i
It calculates on which grid point to place a point to draw I. ◎ The block diagram of DDM for drawing a straight line is shown in the third
In the initial state shown in FIG.
01iXo value,! In the example of FIG. 2, where the counter 102 is set to a value of 10 and the residual register is set to a value equal to the value of the tangent of the τ axis at the starting point and the part below the decimal point, the X counter 101 is set to 0. ! The counter 102 is also 0. Residual register 1
04 is also 0 ◎Register 10 that holds the value of Δy
3 is the value of the linear equation 〇).

加算器105は小数点以下の加算を行う構成となってお
シ、1への桁上げ信号が出ると、τカウンタ10211
カウントアツプする〇 初期設定が終ったら、クロックにょシ各点を求める計算
が行われる・各計算後のXレジスタ101及び!レジス
タ10・2の櫃が求める格子点となる〇下の表にクロッ
クの変化にともなう各カウンタ及びレジスタの埴ヲ表1
に示す〇 このように第3図に示すDDムの描画では太さが点1個
の大きさの線描かれる・ ここで第4図のように、始点P0−終点Pnよシ!一方
向に−1だけずらしたP、。−P、φ線を新たに考える
。このP、。−P、nの線に対して先と同様にDDムに
より描画すべき点を計算する◎このP、。−PInよシ
さらに!軸方向に−1ずらしたP2O−P2Hの線を考
え、同様にDDムにて描画すべき点を計算する◎これら
の線を何本描画するかは、今描画しようとする太線の幅
りで決まってくるO このように描画すると目的の太さの線が描画できるが、
この太線の端点け、描画する線に直角な端点てはなく、
1tllK沿って切られた端点となってしまう@ 本発明はそれぞれの始点P、。・・・・・・を、適切な
位置よシ出発し、po−pnの描画点数と同じ点数だけ
描画することにより、端点が線方向に対して直角な太線
を描くものである・ 始点のずらし方について第6図を用いて説明する◎po
−pnの線に垂直でかつ点P。を通る線po−sを引く
・各線分I Plo−Pln * P2O−P2n I
P、。−PlB・・・・・・と線P。−8が交わる所P
、8゜P21 、PCB・・・・・・が各線分の本来の
始点となってほしい位置である◎しかし、格子上にはな
い点となってしまうが、P1!i l PH1、P51
1・・・・・・のX座標値を整数化することで格子上に
ある始点P:。。
The adder 105 is configured to perform addition after the decimal point, and when a carry signal to 1 is output, the τ counter 10211
Count up 〇 Once the initial settings are complete, calculations are made to find each point on the clock. - After each calculation, the X register 101 and ! The boxes in registers 10 and 2 are the grid points to be found.The table below shows the values of each counter and register as the clock changes.Table 1
〇 As shown in Figure 3, in the drawing of the DDM, a line with the thickness of one dot is drawn. As shown in Figure 4, from the starting point P0 to the ending point Pn! P, shifted by -1 in one direction. - Consider the P and φ lines anew. This P. - Calculate the point to be drawn using DDM for the line P, n in the same way as before.◎This P. - PIN Yoshi more! Consider the line P2O-P2H shifted by -1 in the axial direction, and similarly calculate the points to be drawn with DDM. ◎The number of these lines to draw depends on the width of the thick line you are trying to draw now. It's decided O By drawing like this, you can draw a line with the desired thickness, but
The end point of this thick line is not perpendicular to the line to be drawn,
This results in end points cut along 1tllK.@ In the present invention, each starting point P,. By starting from an appropriate position and drawing the same number of points as the po-pn drawing points, a thick line with end points perpendicular to the line direction is drawn. - Shifting the starting point ◎po
- perpendicular to the line pn and point P. Draw a line pos through ・Each line segment I Plo-Pln * P2O-P2n I
P. -PlB... and line P. -8 intersects P
, 8°P21, PCB... is the position where you want the original starting point of each line segment ◎ However, the point is not on the grid, but P1! i l PH1, P51
The starting point P on the grid is obtained by converting the X coordinate value of 1... into an integer. .

P′2゜、P′so ・・・・・・のX座標値が得られ
る@ところでPlB I P2B”””のX座標値”I
s 1 ”2!!lX51・・・・・・はX。から(:
lC1!!−X、)==にの値を順次加えていったもの
と同じであることがわがる〇このことで格子点上にある
始点P:。、P;。。
The X coordinate value of P'2゜, P'so ...... can be obtained @ By the way, the X coordinate value of P1B I P2B""""I"
s 1 "2!!lX51... is X. From (:
lC1! ! You can see that it is the same as sequentially adding the values of -X, )== 〇 This shows that the starting point P: on the grid point. ,P;. .

p/、。・・・・・・のX座標値はDDムにょ、9にの
加算のくシかえしで計算することができる◎ 始点P:。、P;。、P′3゜・・曲のX座標値を求め
るにはI ”1G 、”201 ”50 ”””のX座
標値”1G。
p/,. The X coordinate value of ... can be calculated by repeating the addition to 9 in DD mode. ◎ Starting point P:. ,P;. , P'3°... To find the X coordinate value of the song, I "1G", "201 "50 """ X coordinate value "1G".

”20 、X50・・・・・・を順次計算される時に今
回求めた”noの値が一つ前の1社、。の値よシも1つ
増えた場合は、直前に描画した線の始点Pm−1゜の!
座標y’m−1゜の値から1減らした値CY’Tm−+
。−1)を求め、さらに、直前に描画した線の始点p′
、、。でのDDムの残差レジスタの値(すなわち、直前
に描画した線におけるDDムの初期状態における残差レ
ジスタの値)に対してayを加え、その結果の小数点以
下の値を今回の始点における残差レジスタの初期値とし
、先の加算結果が1を越えていたら!座標値3”noを
(y;、。−1)に1を加えた値(y、−1゜−1)+
1とし、1を越えていなければy−0t(ym−、’ 
 。−1)とする、0”soの値が一つ前のx錯10の
値と同じだった場合は7’160はy′や、。−1とし
残差レジスタの初期値は直前KJa画した線の初期状態
における残差レジスタの値と同じくする。
When "20, If the value of shi also increases by one, the starting point Pm-1° of the line drawn just before!
The value CY'Tm-+ is obtained by subtracting 1 from the value of the coordinate y'm-1°.
. -1), and then calculate the starting point p' of the line drawn immediately before
,,. Add ay to the value of the residual register of DDmu at (i.e., the value of the residual register in the initial state of DDmu of the line drawn just before), and set the value after the decimal point of the result to the value of the residual register of DDmu at the current starting point. Set it as the initial value of the residual register, and if the previous addition result exceeds 1! The coordinate value 3”no is (y;,.-1) plus 1 (y, -1°-1) +
1, and if it does not exceed 1, y-0t(ym-,'
. -1), if the value of 0"so is the same as the value of the previous x complex 10, then 7'160 is y', and -1, and the initial value of the residual register is the value of KJa just before. Make it the same as the value of the residual register in the initial state of the line.

以上のようにx:。、y:。8”20.1’2゜・・・
・・・をそれぞれの残差レジスタの初期状態とすること
で第6図のように描画すべき太線の始点と終点で。
As above x:. ,y:. 8"20.1'2゜...
By setting ... as the initial state of each residual register, the start and end points of the thick line to be drawn as shown in Figure 6.

この太線に垂直な端点となる◎ ところでに= (x、g −xo)の値に次式によって
求められる◎ また、描画する線の数りは、描画大媚幅をDとすて与え
られる。
The end point perpendicular to this thick line is ◎ By the way, the value of = (x, g - xo) is determined by the following formula ◎ Also, the number of lines to be drawn is given by setting the drawing width to D.

第1図が本発明のDDムの一実施例を示すブロック図で
ある0第6図の始点P。CX(7=0.7o=O)終点
Pn(Xn=10.7n=5) 、太線幅D=eの太線
描画の場合について説明する〇 本発明のDDムは、制御回路201で制御されておシ、
従来のDDムと同じように描画する期間と、各線描画の
始点での初期状態を設定する期間とがある・ まず、太線描画における最も始めの初期状態。
FIG. 1 is a block diagram showing an embodiment of the DDM of the present invention. 0 Starting point P in FIG. 6. A case of drawing a thick line with CX (7=0.7o=O) end point Pn (Xn=10.7n=5) and thick line width D=e will be explained. The DD system of the present invention is controlled by the control circuit 201. Oshi,
There is a period for drawing as in the conventional DDM, and a period for setting the initial state at the starting point of each line drawing. First, the initial state at the beginning of thick line drawing.

すなわち始点P。での状態は、Nレジスタ202の値は
xn−xo=10の値がセットされ、Lカウンタは(3
)式より7がセットされる◎にレジスタ204は@)式
よシ0.4がセットされ、レジスタ103はayの値0
.5か、Xカウンタ104及びI始点カウンタ20gは
X。の値0がセットされている・!カウンタ102と!
始点カウンタ208はy。の値0がセットされるOX残
差レジスタ207は0が、残差レジスタ104と始点残
差レジスタ207にはP。での残差の値0がセットされ
ているO まず本DDムは第3図に示すDDムと同様にPo−Pn
の源を描画するように動作する0マルチプレクt208
はレジスタ103t−選択し、また、マルチプレクサ2
09は残差レジスタ104を選択し、加算器106で計
算し、制御回路201から6クロツクにより、加算結果
を残差レジスタ104に書き込む◎それと同時に、その
クロックでXカウンタ101が1カウントアツプされる
。加算器106の1へ6桁上げ信号は、ゲート211に
よりYカウンタ102に接続される状態になってお91
桁上げ信号が生じた場合は!カウンタ102を1カウン
トアツプする@ 制御回路201はNレジスタ202の値だけ。
That is, the starting point P. In this state, the value of the N register 202 is set to xn-xo=10, and the L counter is set to (3).
) is set to 7. Register 204 is set to 0.4 according to @) formula, and register 103 is set to 0, the value of ay.
.. 5, the X counter 104 and the I starting point counter 20g are X. The value 0 is set for ! With counter 102!
The starting point counter 208 is y. The OX residual register 207 to which the value 0 is set is 0, and the residual register 104 and the starting point residual register 207 are P. The residual value of 0 is set to 0. First, this DDM is similar to the DDM shown in FIG.
0 multiplex t208 which operates to draw the source of
selects register 103t and also selects multiplexer 2
09 selects the residual register 104, calculates with the adder 106, and writes the addition result to the residual register 104 with the 6 clock from the control circuit 201. At the same time, the X counter 101 is counted up by 1 with that clock. . The 6-carry up signal to 1 of the adder 106 is connected to the Y counter 102 by the gate 211 and becomes 91.
If a carry signal occurs! Counter 102 is counted up by 1 @ Control circuit 201 only has the value of N register 202.

残差レジスタ104及びXカウンタ1o1にクロックを
送る0これにより、 po−pnの描画が実行される・
そして、Lカウンタ203を1減じる0次に、描画する
線の初期状態を設定する。
Sends a clock to the residual register 104 and the X counter 1o1. As a result, po-pn drawing is executed.
Then, the L counter 203 is decremented by 1 to set the initial state of the line to be drawn.

まず、制御回路201よりI始点カウンタ206′ik
1減らす。
First, the control circuit 201 starts the I starting point counter 206'ik.
Reduce by 1.

次に、マルチプレクサ208はにレジスタ204を選択
し、マルチブレクt209はに残差レジスタ207を選
択し、加算器106で加算を行い。
Next, the multiplexer 208 selects the register 204, the multiplexer t209 selects the residual register 207, and the adder 106 performs addition.

結果をX残差レジスタ207に書き込む・この加算にお
いて1への桁上げ信号が生じる場合と、生じない場合が
あるが、1への桁上げ信号が生じた場合1への桁上げ信
号はゲー)210を通#)x始点カウンタ20!’i1
カウントアツプする。同時に、制御回路201により、
マルチプレクサ208はQラスタ103を選択し、マル
チプレクサ209は始点残差レジスタ207を選択し、
加算器105で加算しその結果を残差レジスタ104と
始点残差レジスタ207に書き込む◎もしその時加算器
106の1への桁上げ信号があったならゲート211k
mすY始点カウンタを1カウントアツプする。
Write the result to the X residual register 207 - In this addition, a carry signal to 1 may or may not occur, but if a carry signal to 1 occurs, the carry signal to 1 is a game) 210 through #) x starting point counter 20! 'i1
Count up. At the same time, the control circuit 201
Multiplexer 208 selects Q raster 103, multiplexer 209 selects starting point residual register 207,
The adder 105 adds the result and writes the result to the residual register 104 and the starting point residual register 207. ◎If there is a carry signal from the adder 106 to 1 at that time, the gate 211k
Increment the Y start point counter by 1.

先に示したに残差レジスタ204とにレジスタ204の
加算結果において、1への桁上げ信号が生じない場合は
、マルチプレクサ20Bは0を選択し、マルチプレクサ
209は始点残差レジスタ207i選択し、加算器10
6を通り残差レジスタ104及び始点残差レジスタ20
7に書き込む。
If a carry signal to 1 does not occur in the result of addition of the register 204 to the residual register 204 shown above, the multiplexer 20B selects 0, the multiplexer 209 selects the starting point residual register 207i, and performs the addition. vessel 10
6 through the residual register 104 and the starting point residual register 20
Write to 7.

これらの動作終了後!始点カウンタ206はYカウンタ
102にX始点カウンタ207はXカウンタ101に値
を移し、初期化が終了する0また先程と同様に1図3に
示すDDムと同じように描画する点を計算し、Nレジス
タ202の値だけ計算すると、Lカウンタを1減らし1
次に描く直線の初期状態の設定の期間となる0以上を繰
シ返しLカウンタが負になると終了となる。
After these operations are completed! The starting point counter 206 transfers the value to the Y counter 102, and the X starting point counter 207 transfers the value to the When only the value of N register 202 is calculated, the L counter is decremented by 1.
The process repeats 0 or more, which is the period for setting the initial state of the next straight line, and ends when the L counter becomes negative.

次狭2に各描画する直線での始点での各カウンタとレジ
スタの値を示す0但し下方を処理の流れとする。
The flow of processing is 0, which indicates the value of each counter and register at the starting point of each straight line drawn in the next narrowest direction.

以上のようにして始点と残差が算出され、太線が描画さ
れる。
The starting point and residual are calculated as described above, and a thick line is drawn.

以上の説明は傾きが0〜45°の範囲で説明したが、X
方向とX方向を入れ替えることと正の値を負の値として
読みなおすことであらゆる傾きについても描画可能であ
る0 発明の効果 以上述べてきたように1本発明によれば、始点計算を本
DDムで行ってしまうので、高速な太線描画可能となシ
、実用的にきわめて有用である・
The above explanation was given in the range of tilt of 0 to 45 degrees, but
It is possible to draw any slope by exchanging the direction and the Since it is done using a system, it is possible to draw thick lines at high speed, which is extremely useful in practice.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本発明の一実施例のDDムを示すブロック図、
第2図はDDムの説明図、第3図は一般のDDムのブロ
ック図、第4図、第6図及び第6図は本発明の詳細な説
明図、第7図は従来技術の説明図である0 101・・・・・・Xカウンタ、206・・・・・・X
始点カウンタ、1o2・・・・・・τカウンタ、206
・川・・Y始点カウンタ、103・・・・・dyのレジ
スタ、2o4・・・・・・Xレジスタ、106・・・・
・・小数点以下の加算器。 Alfl    0刀 104・・・・・・残差レジスタ、207・・・・・・
始点残差レジスタ、2o7・・・・・・KPMレジスタ
、202・・・・・・刊レジスタ、203・・・・・・
Lレジスタ、201・・・・・・制御回路◎ 代理人の氏名 弁理士 中 尾 敏 男 ほか1名嬉2
図 オフ   1   し3 第 3 図 第4図 第5図
FIG. 1 is a block diagram showing a DDM according to an embodiment of the present invention;
Fig. 2 is an explanatory diagram of the DDM, Fig. 3 is a block diagram of a general DDM, Figs. 4, 6, and 6 are detailed explanatory diagrams of the present invention, and Fig. 7 is an explanation of the prior art. 0 101...X counter, 206...X
Starting point counter, 1o2...τ counter, 206
・River...Y starting point counter, 103...dy register, 2o4...X register, 106...
...Adder below the decimal point. Alfl 0 sword 104... Residual register, 207...
Starting point residual register, 2o7... KPM register, 202... Publication register, 203...
L register, 201... Control circuit ◎ Name of agent: Patent attorney Toshi Nakao and one other person: 2
Figure off 1 3 Figure 3 Figure 4 Figure 5

Claims (1)

【特許請求の範囲】[Claims] 描くべき直線の傾きの値を加算する加算器と、該加算器
の加算結果を格納する第1のレジスタと、前記加算器の
桁上げ信号によって動作する第1のカウンタと、クロッ
クにより動作する第2のカウンタを有し、第1および第
2のカウンタの出力を座標値として描画を行うディジタ
ル微分解析機であって、前記加算器により、描くべき直
線の垂直方向の傾きの値を加算する手段と、前記加算器
の加算結果を格納する第2、第3のレジスタと、前記加
算器の桁上げ信号により動作する第3、第4のカウンタ
と、前記第1および第2のカウンタに前記第3及び第4
のカウンタの値をセットする手段を有することを特徴と
するディジタル微分解析機。
an adder for adding values of the slope of a straight line to be drawn; a first register for storing the addition result of the adder; a first counter operated by a carry signal of the adder; and a first counter operated by a clock. A digital differential analyzer that has two counters and performs drawing using the outputs of the first and second counters as coordinate values, and means for adding the value of the vertical slope of the straight line to be drawn using the adder. , second and third registers that store the addition results of the adder, third and fourth counters that operate according to the carry signal of the adder, and the first and second counters that store the addition results of the adder; 3rd and 4th
A digital differential analyzer, characterized in that it has means for setting the value of a counter.
JP15582987A 1987-06-23 1987-06-23 Digital differential analyzer Pending JPS63318633A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP15582987A JPS63318633A (en) 1987-06-23 1987-06-23 Digital differential analyzer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP15582987A JPS63318633A (en) 1987-06-23 1987-06-23 Digital differential analyzer

Publications (1)

Publication Number Publication Date
JPS63318633A true JPS63318633A (en) 1988-12-27

Family

ID=15614405

Family Applications (1)

Application Number Title Priority Date Filing Date
JP15582987A Pending JPS63318633A (en) 1987-06-23 1987-06-23 Digital differential analyzer

Country Status (1)

Country Link
JP (1) JPS63318633A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100438767B1 (en) * 1997-08-26 2004-07-16 삼성전자주식회사 Line drawing device using dda algorithm, resulting in increase of performance and processing speed
JP2007004725A (en) * 2005-06-27 2007-01-11 Fujitsu Ltd Line drawing device

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100438767B1 (en) * 1997-08-26 2004-07-16 삼성전자주식회사 Line drawing device using dda algorithm, resulting in increase of performance and processing speed
JP2007004725A (en) * 2005-06-27 2007-01-11 Fujitsu Ltd Line drawing device
JP4666480B2 (en) * 2005-06-27 2011-04-06 富士通セミコンダクター株式会社 Line drawing device

Similar Documents

Publication Publication Date Title
JP3312317B2 (en) Interpolation processor
JPS63318633A (en) Digital differential analyzer
JPS62118474A (en) Vector division device
JPS59212938A (en) Dma controller
JPH01166177A (en) Thick line drawing system for dda circuit
SU1566401A1 (en) Vector generator
SU943716A1 (en) Device for computing vector parameters
JPS6045287A (en) Clipping processor
JP2541697B2 (en) Pipeline arithmetic unit
CN105427245A (en) Bicubic interpolation error accumulation elimination method and device
EP0631253B1 (en) A device for use in the digital processing of a graphic image containing a straight line
JPS63118790A (en) End shape correction system for drawing segment with width
JPH06314341A (en) Eliiptic interpolating method and arithmetic unit for elliptic interpolation
SU1259217A1 (en) Digital interpolator
SU987619A1 (en) Multiplying device
SU746539A1 (en) Device for computing n-point fourier transform
SU590736A1 (en) Multiplier-divider
JP2012089947A (en) Image reduction system
JPS62184576A (en) Clipping circuit
JPS63158668A (en) Digital differentiating analyzer
JPS59214896A (en) Digital type vector generator
JPH03154122A (en) Coordinate input sampling system
JPS62219085A (en) Generation system for coordinate data for drawing straight line
JPS63231390A (en) Video synchronous signal generation circuit
JPS6274150A (en) Increment data transfer device for linear interpolator