JPS63302495A - 半導体メモリ装置 - Google Patents
半導体メモリ装置Info
- Publication number
- JPS63302495A JPS63302495A JP62081094A JP8109487A JPS63302495A JP S63302495 A JPS63302495 A JP S63302495A JP 62081094 A JP62081094 A JP 62081094A JP 8109487 A JP8109487 A JP 8109487A JP S63302495 A JPS63302495 A JP S63302495A
- Authority
- JP
- Japan
- Prior art keywords
- column
- signal
- address data
- row
- level
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Read Only Memory (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62081094A JPS63302495A (ja) | 1987-04-03 | 1987-04-03 | 半導体メモリ装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62081094A JPS63302495A (ja) | 1987-04-03 | 1987-04-03 | 半導体メモリ装置 |
Related Parent Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP55041569A Division JPS6027118B2 (ja) | 1980-03-31 | 1980-03-31 | 半導体メモリ装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS63302495A true JPS63302495A (ja) | 1988-12-09 |
| JPH0427638B2 JPH0427638B2 (enExample) | 1992-05-12 |
Family
ID=13736801
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP62081094A Granted JPS63302495A (ja) | 1987-04-03 | 1987-04-03 | 半導体メモリ装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS63302495A (enExample) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2020511731A (ja) * | 2017-03-23 | 2020-04-16 | シリコン ストーリッジ テクノロージー インコーポレイテッドSilicon Storage Technology, Inc. | フラッシュメモリシステム内のアドレス障害検出 |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5263637A (en) * | 1975-11-20 | 1977-05-26 | Toshiba Corp | Device for non-volatile semiconductor memory |
| JPS5467727A (en) * | 1977-10-31 | 1979-05-31 | Ibm | Ros memory circuit |
| JPS54136239A (en) * | 1978-04-14 | 1979-10-23 | Nec Corp | Integrated circuit |
-
1987
- 1987-04-03 JP JP62081094A patent/JPS63302495A/ja active Granted
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5263637A (en) * | 1975-11-20 | 1977-05-26 | Toshiba Corp | Device for non-volatile semiconductor memory |
| JPS5467727A (en) * | 1977-10-31 | 1979-05-31 | Ibm | Ros memory circuit |
| JPS54136239A (en) * | 1978-04-14 | 1979-10-23 | Nec Corp | Integrated circuit |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2020511731A (ja) * | 2017-03-23 | 2020-04-16 | シリコン ストーリッジ テクノロージー インコーポレイテッドSilicon Storage Technology, Inc. | フラッシュメモリシステム内のアドレス障害検出 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0427638B2 (enExample) | 1992-05-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6178116B1 (en) | Memory cell of non-volatile semiconductor memory device | |
| US4783764A (en) | Semiconductor integrated circuit device with built-in memories, and peripheral circuit which may be statically or dynamically operated | |
| US5420798A (en) | Supply voltage detection circuit | |
| US6456541B2 (en) | Booster circuit for raising voltage by sequentially transferring charges from input terminals of booster units to output terminals thereof in response to clock signals having different phases | |
| JP3152762B2 (ja) | 不揮発性半導体記憶装置 | |
| JPH0143400B2 (enExample) | ||
| JPS63153799A (ja) | 半導体メモリ | |
| US6111789A (en) | Nonvolatile semiconductor memory device | |
| JP3647434B2 (ja) | チャージポンプ回路 | |
| JPH0746515B2 (ja) | デコ−ダ回路 | |
| JPS5833638B2 (ja) | メモリ装置 | |
| KR900001774B1 (ko) | 바이어스 전압 발생기를 포함하는 반도체 메모리 회로 | |
| JP2002353345A (ja) | 半導体メモリ装置およびバルク領域形成方法 | |
| JPH0748310B2 (ja) | 半導体集積回路 | |
| JPS6027118B2 (ja) | 半導体メモリ装置 | |
| JPH0766675B2 (ja) | プログラマブルrom | |
| EP0748535B1 (en) | Improved supply voltage detection circuit | |
| JPS63302495A (ja) | 半導体メモリ装置 | |
| JP3047659B2 (ja) | 半導体集積回路 | |
| EP0102485A2 (en) | Semiconductor memory | |
| Sagario et al. | Design of single poly flash memory cell with power reduction technique at program mode in 65nm CMOS process | |
| JPS5913117B2 (ja) | 半導体メモリ | |
| WO1995009483A1 (en) | Improved supply voltage detection circuit | |
| US5719805A (en) | Electrically programmable non-volatile semiconductor memory including series connected memory cells and decoder circuitry for applying a ground voltage to non-selected circuit units | |
| US6545913B2 (en) | Memory cell of nonvolatile semiconductor memory device |