JPS6328614Y2 - - Google Patents

Info

Publication number
JPS6328614Y2
JPS6328614Y2 JP12540785U JP12540785U JPS6328614Y2 JP S6328614 Y2 JPS6328614 Y2 JP S6328614Y2 JP 12540785 U JP12540785 U JP 12540785U JP 12540785 U JP12540785 U JP 12540785U JP S6328614 Y2 JPS6328614 Y2 JP S6328614Y2
Authority
JP
Japan
Prior art keywords
famos
writing
output
trimming
voltage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP12540785U
Other languages
English (en)
Japanese (ja)
Other versions
JPS6163851U (cs
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP12540785U priority Critical patent/JPS6328614Y2/ja
Publication of JPS6163851U publication Critical patent/JPS6163851U/ja
Application granted granted Critical
Publication of JPS6328614Y2 publication Critical patent/JPS6328614Y2/ja
Expired legal-status Critical Current

Links

Landscapes

  • Semiconductor Integrated Circuits (AREA)
  • Non-Volatile Memory (AREA)
  • Electric Clocks (AREA)
JP12540785U 1985-08-15 1985-08-15 Expired JPS6328614Y2 (cs)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP12540785U JPS6328614Y2 (cs) 1985-08-15 1985-08-15

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP12540785U JPS6328614Y2 (cs) 1985-08-15 1985-08-15

Publications (2)

Publication Number Publication Date
JPS6163851U JPS6163851U (cs) 1986-04-30
JPS6328614Y2 true JPS6328614Y2 (cs) 1988-08-02

Family

ID=30684100

Family Applications (1)

Application Number Title Priority Date Filing Date
JP12540785U Expired JPS6328614Y2 (cs) 1985-08-15 1985-08-15

Country Status (1)

Country Link
JP (1) JPS6328614Y2 (cs)

Also Published As

Publication number Publication date
JPS6163851U (cs) 1986-04-30

Similar Documents

Publication Publication Date Title
US4628487A (en) Dual slope, feedback controlled, EEPROM programming
JP2860308B2 (ja) Mos集積回路の閾値を調整する方法
US4703196A (en) High voltage precharging circuit
US4799195A (en) Semiconductor memory device with a sense amplifier
US5184031A (en) Semiconductor integrated circuit
USRE34974E (en) Non-volatile memory circuit
US20220294426A1 (en) Ultra-low energy per cycle oscillator topology
JPS60176121A (ja) 電圧降下回路
US6266276B1 (en) Non-volatile semiconductor memory device and internal operation method for said non-volatile semiconductor memory device
KR940004408B1 (ko) 반도체 메모리 장치의 자동 스트레스 모드 테스트장치
US6922084B2 (en) Ultra-low power programmable timer and low voltage detection circuits
US6392394B1 (en) Step-down circuit for reducing an external supply voltage
WO2004064115A9 (en) Differential dual floating gate circuit and method for programming
US7158412B2 (en) On-chip EE-PROM programming waveform generation
EP0155117B1 (en) Voltage detecting device
JPS6328614Y2 (cs)
US7151419B2 (en) Oscillation-stop detection circuit, oscillation-stop detection system, electronic device, and oscillation-stop detection method
JPS6015897B2 (ja) 電池式電子時計
JP3444286B2 (ja) スイッチの開閉状態検出装置および電子機器
US6621737B2 (en) Circuit and associated method for the erasure or programming of a memory cell
EP1588374B1 (en) Floating gate analog voltage feedback circuit
JPS584848B2 (ja) A/d変換回路
Gerber et al. Low-voltage single supply CMOS electrically erasable read-only memory
JPH02276467A (ja) 昇圧回路
JPS5925391B2 (ja) 半導体集積回路