JPS63276052A - Manufacture of photomask - Google Patents

Manufacture of photomask

Info

Publication number
JPS63276052A
JPS63276052A JP62111483A JP11148387A JPS63276052A JP S63276052 A JPS63276052 A JP S63276052A JP 62111483 A JP62111483 A JP 62111483A JP 11148387 A JP11148387 A JP 11148387A JP S63276052 A JPS63276052 A JP S63276052A
Authority
JP
Japan
Prior art keywords
layer
hard mask
mask substrate
substrate
thin film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP62111483A
Other languages
Japanese (ja)
Inventor
Junji Fujikawa
潤二 藤川
Naoya Hayashi
林 直也
Wataru Goto
渉 後藤
Tatsuya Tomita
富田 達也
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Dai Nippon Printing Co Ltd
Original Assignee
Dai Nippon Printing Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Dai Nippon Printing Co Ltd filed Critical Dai Nippon Printing Co Ltd
Priority to JP62111483A priority Critical patent/JPS63276052A/en
Publication of JPS63276052A publication Critical patent/JPS63276052A/en
Pending legal-status Critical Current

Links

Landscapes

  • Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)
  • Electron Beam Exposure (AREA)
  • Preparing Plates And Mask In Photomechanical Process (AREA)

Abstract

PURPOSE:To obtain a fine mask pattern with high accuracy, by taking directly electric conduction from a layer whose electric resistance is small, of the end face of a hard mask substrate in a process for forming a resist pattern by an electron beam exposing device. CONSTITUTION:As for a hard mask substrate 1, a metallic thin film 3 whose electric resistance value is small, such as Cr, etc. is formed on a transparent substrate 2 of glass, etc., a surface layer 4 of a metal oxide film is formed thereon, so as to have a function for preventing surface reflection, and also, on the surface layer 4, a resist layer 5 is formed. Also, on the substrate end face of the hard mask substrate 1, an exposing part 7 is formed on the metallic thin film 3 whose electric resistance is small, of the lower layer, therefore, at the time of an electronic exposure, a radiated electron transmits through the resist layer 5, reaches the layer whose electric resistance is large, of the surface layer 4, and thereafter, instantaneously, it is structured so as to be movable easily to an electric conduction pin 6 from the metallic thin film 3 of the lower layer whose electric resistance is smaller. In such a way, a photomask of fine pattern can be obtained with high accuracy.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は、半導体製造等に用いられるフォトマスク製造
に関するものである。
DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to the production of photomasks used in semiconductor production and the like.

〔従来の技術〕[Conventional technology]

半導体製造等に用いられるフォトマスク製造に於いてハ
ードマスク基板−Hのレジストにパターンを形成する工
程では、光露光装置を用いる場合と電子線露光装置を用
いる場合がある。
In the process of forming a pattern on the resist of a hard mask substrate-H in the production of photomasks used in semiconductor production, etc., a light exposure device or an electron beam exposure device may be used.

第3図は、このうち電子線露光装置を用いてハードマス
ク基板上にレジストパターンを形成する工程を示してい
る。すなわち、フォトマスク作成に使用されるハードマ
スク基板lは、カニラス等の透明基板2上にCr等の金
属薄膜を単層又は複層の成膜をし遮光性膜としている。
FIG. 3 shows a step of forming a resist pattern on a hard mask substrate using an electron beam exposure apparatus. That is, the hard mask substrate l used for making a photomask is a light-shielding film formed by forming a single layer or multiple layers of a metal thin film such as Cr on a transparent substrate 2 such as Canilas.

これ等のうち特にf層には、電気抵抗値が小さい金属薄
■!23を成膜し、一方、表面層4には、透明な金属の
酸化膜等の層を成膜して表面反射防止の機能を持たせ、
さらに、表面M4の上にはレジストrrj5を形成して
いる。
Among these, especially the f layer is a thin metal with low electrical resistance. On the other hand, a layer such as a transparent metal oxide film is formed on the surface layer 4 to have a surface antireflection function.
Furthermore, a resist rrj5 is formed on the surface M4.

そして、電子線によってレジスト層5を露光させろが、
レジスト層5に到達した電子は、レジストを露光させな
がらレジスト層5を透過してハードマスク基板1の表面
層4に達する。これらの電子がハードマスク基板上にそ
のまま帯電した場合電位降下を引き起こすと共に、引き
続き入射する電子の到達を妨げるようになり、レジスト
膜に対する露光量の低下、不安定化をまねき、レジスト
膜に形成されるパターンに露光のムラが発生し高精度の
微細パターンの形成が困難になる。従って、このような
レジスト膜を現像し、ハードマスク基板lをエツチング
して最終的に得られるフォトマスクにおいても、高精度
の微細パターンの形成が困難であるという問題を有して
いる。この問題を防止する為に、従来の電子線露光装置
は、ハードマスク基板1の表面に導通ピン6を接着する
ことにより導通を取り、ハードマスク基板lの帯電を防
いでいる。
Then, the resist layer 5 is exposed to an electron beam.
The electrons that have reached the resist layer 5 pass through the resist layer 5 while exposing the resist, and reach the surface layer 4 of the hard mask substrate 1 . If these electrons are charged directly on the hard mask substrate, they will cause a potential drop and will also block the arrival of subsequent incident electrons, leading to a decrease in the amount of exposure to the resist film and destabilization, causing damage to the resist film. This causes uneven exposure in the pattern, making it difficult to form highly accurate fine patterns. Therefore, even in the photomask finally obtained by developing such a resist film and etching the hard mask substrate 1, it is difficult to form a fine pattern with high precision. In order to prevent this problem, conventional electron beam exposure apparatuses adhere conductive pins 6 to the surface of the hard mask substrate 1 to establish electrical continuity and prevent the hard mask substrate 1 from being charged.

〔発明が解決しようとする問題点〕[Problem that the invention seeks to solve]

しかしながら、上記従来の電子線露光装置を用いてハー
ドマスク基板上にレジストパターンを形成する工程にお
いては、表面層4の電気抵抗が大きい為、電子線露光装
置を用いた露光の際、基板表面に到達した電子が表面層
4を移動することができず導通ピン6に到達することが
できないと共に、表面層4から電子が自由に移動するこ
とのできる下層の金属薄膜層3に移動しても表面層4が
障壁となり導通ピン6に到達することができないという
問題を有している。その結果として従来の導通方法では
、この様な構成のハードマスク基板の電子線露光時の帯
電を防ぐことができない。
However, in the process of forming a resist pattern on a hard mask substrate using the above conventional electron beam exposure apparatus, since the electrical resistance of the surface layer 4 is large, during exposure using the electron beam exposure apparatus, The arrived electrons cannot move through the surface layer 4 and cannot reach the conductive pins 6, and even if they move from the surface layer 4 to the lower metal thin film layer 3 where they can freely move, the surface The problem is that the layer 4 acts as a barrier and cannot reach the conductive pin 6. As a result, conventional conduction methods cannot prevent a hard mask substrate having such a configuration from being charged during electron beam exposure.

従来、これを解決する手段として表面層4の元気抵抗を
小さくした改良塞板が考案されているが、これは枯板本
来の目的である表面反射防止の機能が出なわれている。
Conventionally, as a means to solve this problem, an improved blocking plate has been devised in which the surface layer 4 has a lower resistance to energy, but this has not achieved the function of preventing surface reflection, which is the original purpose of the dry plate.

実際には通常、低反射基板の反射率が436nmで10
%前後であるのに対し、改良基板では反射率が436n
mで30%前後と反射率が上昇する。従って、このよう
な方法は従来技術の問題点を本質的に解決するに到って
いない。
In reality, the reflectance of a low-reflection substrate is usually 10 at 436 nm.
%, whereas the improved substrate has a reflectance of 436n.
The reflectance increases to around 30% at m. Therefore, such methods have not essentially solved the problems of the prior art.

さらに、従来方法ではハードマスク基板1の表面に導通
ピン6を接着させる為レジスト層5に傷をつけてしまう
という問題も有している。
Furthermore, the conventional method has the problem of damaging the resist layer 5 because the conductive pins 6 are bonded to the surface of the hard mask substrate 1.

本発明は上記問題を解決するものであって、ハードマス
ク基板の表面層の電気抵抗が大きくても、電子線露光の
工程において帯電することなく露光し高精度な微細パタ
ーンのフォトマスクを得ることができるフォトマスク製
造方法を提供することを目的とする。
The present invention solves the above-mentioned problem, and provides a photomask with a highly accurate fine pattern by exposing the hard mask substrate to light without being charged in the electron beam exposure process even if the surface layer of the hard mask substrate has a large electrical resistance. The purpose of the present invention is to provide a photomask manufacturing method that enables the following.

〔問題点を解決するための手段〕[Means for solving problems]

そのために本発明のフォトマスク製造方法は、ハードマ
スク基板を使用して半轟体製造等に用いられるフォトマ
スクを製造する方法において、電子線露光装置でレジス
トパターンを形成する工程でハードマスク基板の端面の
電気抵抗の小さい層から直接導通をとることを特徴とす
る。
To this end, the photomask manufacturing method of the present invention uses a hard mask substrate to form a resist pattern using an electron beam exposure device in a method of manufacturing a photomask used for manufacturing a semi-demolition body, etc. using a hard mask substrate. It is characterized by direct conduction from a layer with low electrical resistance on the end face.

〔作用〕[Effect]

本発明においては例えば第1図に示すように、ハードマ
スク基板lの基板端面では、下層の電気抵抗の小さい金
属薄膜3に露出部7を形成しているため、電子露光の際
、第2図に示すように、照射された電子はレジスト層5
を透過し、表面層4の電気抵抗の大きな層に到達後、瞬
時に、より電気抵抗の小さい下層の金属薄膜3から導通
ピン6に容易に移動できるものである。
In the present invention, for example, as shown in FIG. 1, on the substrate end surface of the hard mask substrate l, an exposed portion 7 is formed in the underlying metal thin film 3 with low electrical resistance, so that during electronic exposure, as shown in FIG. As shown in FIG.
After reaching the surface layer 4, which has a high electrical resistance, it can instantly move easily from the lower metal thin film 3, which has a lower electrical resistance, to the conductive pin 6.

〔実施例〕〔Example〕

以下本発明の実施例を図面を参照しつつ説明する。第1
図は本発明のフォトマスク製造方法の1実施例を説明す
るためのハードマスク基板の斜視図、第2図は第1図の
作用を説明するための図である。図中、1はハードマス
ク基板、2は透明基板、3は金属薄膜、4は表面層、5
はレジスト層、6は6電ピン、7は露出部を示す。
Embodiments of the present invention will be described below with reference to the drawings. 1st
The figure is a perspective view of a hard mask substrate for explaining one embodiment of the photomask manufacturing method of the present invention, and FIG. 2 is a diagram for explaining the operation of FIG. 1. In the figure, 1 is a hard mask substrate, 2 is a transparent substrate, 3 is a metal thin film, 4 is a surface layer, and 5
6 indicates a resist layer, 6 indicates a 6-electrode pin, and 7 indicates an exposed portion.

第1図において、ハードマスク基板lは、ガラス等の透
明基板2上にC「等の電気抵抗値が小さい金属薄膜3を
成膜し、その上に透明な金属の酸化膜等の表面N4を成
膜して表面反射防止の機能を持たせ、さらに、表面層4
の上にはレジスHi5を形成している。そして、ハード
マスク基板1の基板端面では、下層の電気抵抗の小さい
金属薄膜3に露出部7を形成しているため、電子露光の
際、第2図に示すように、照射された電子はレジスト層
5を透過し、表面層4の電気抵抗の大きな層に到達後、
瞬時に、より電気抵抗の小さい下層の金属薄膜3から導
通ピン6に容易に移動可能な構造となっている。
In FIG. 1, the hard mask substrate 1 is formed by forming a metal thin film 3 having a small electric resistance value such as C on a transparent substrate 2 such as glass, and coating a surface N4 such as a transparent metal oxide film on top of it. The surface layer 4 is formed to have a surface antireflection function.
A resist Hi5 is formed on top of the resist. On the substrate end surface of the hard mask substrate 1, an exposed portion 7 is formed in the underlying metal thin film 3 with low electrical resistance, so during electron exposure, the irradiated electrons are transferred to the resist as shown in FIG. After passing through the layer 5 and reaching the surface layer 4, which has a high electrical resistance,
It has a structure that allows it to be easily moved from the lower metal thin film 3, which has lower electrical resistance, to the conductive pin 6 in an instant.

なお、本発明は上記実施例に限定されるものではなく種
々の変更が可能である。
Note that the present invention is not limited to the above-mentioned embodiments, and various modifications can be made.

例えば、」二記実施例においては、ハードマスク基板1
の基板端面に、下層の電気抵抗の小さい金属薄膜3の露
出部7を形成しているが、端面付近の基板表面に金属薄
膜3の露出部を形成してもよい。
For example, in the second embodiment, the hard mask substrate 1
Although the exposed portion 7 of the underlying metal thin film 3 having low electrical resistance is formed on the end surface of the substrate, the exposed portion 7 of the metal thin film 3 may be formed on the substrate surface near the end surface.

〔発明の効果〕〔Effect of the invention〕

以上説明したように本発明においては、表面層に電気抵
抗の大きい層が存在するハードマスクツ、(板であって
も、下層の電気抵抗の小さな金属薄膜と直接或いはそれ
と同等の導通性を持って接触させることができる。従っ
て、電子線露光の際、照射された電子はレジスト層をi
3過し、表面層の電気抵抗の大きな層に到達後、瞬時に
、より電気風(元の小さな下層の金属薄膜を経て容易に
導通ピンに到達することができ、ハードマスク法板の帯
電を防止することができ、高精度に微細なマスクパター
ンを得る事が可能である。
As explained above, in the present invention, a hard mask having a layer with high electrical resistance on its surface layer (even if it is a plate, has conductivity directly or equivalent to the underlying metal thin film with low electrical resistance). Therefore, during electron beam exposure, the irradiated electrons can make contact with the resist layer.
3, and after reaching the surface layer with high electrical resistance, the electric wind (which can easily reach the conductive pin through the original small underlying metal thin film, reduce the charging of the hard mask law plate) Therefore, it is possible to obtain a fine mask pattern with high precision.

さらに、ハードマスク基板端面に導通ピンを接着させる
ため、レジスト層に損傷を与えることなく、導通を取る
ことができる。
Furthermore, since the conductive pin is bonded to the end surface of the hard mask substrate, conduction can be achieved without damaging the resist layer.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本発明のフォトマスク製造方法の1実施例を説
明するためのハードマスク基板の斜視図、第2図は第1
図の作用を説明するための図、第3図は従来のハードマ
スク基板の斜視図である。 1・・・ハードマスク基板、2・・・透明基板、3・・
・金属薄膜、4・・・表面層、5・・・レジスト層、6
・・・導電ビン、7・・・露出部。 出 願 人   大日本印刷株式会社 代理人弁理士  白 井 博 樹(外2名)第1図 第2図
FIG. 1 is a perspective view of a hard mask substrate for explaining one embodiment of the photomask manufacturing method of the present invention, and FIG.
FIG. 3 is a perspective view of a conventional hard mask substrate. 1... Hard mask substrate, 2... Transparent substrate, 3...
・Metal thin film, 4... Surface layer, 5... Resist layer, 6
...Conductive bottle, 7...Exposed part. Applicant Dai Nippon Printing Co., Ltd. Representative Patent Attorney Hiroki Shirai (2 others) Figure 1 Figure 2

Claims (2)

【特許請求の範囲】[Claims] (1)ハードマスク基板を使用して半導体製造等に用い
られるフォトマスクを製造する方法において、電子線露
光装置でレジストパターンを形成する工程でハードマス
ク基板の端面の電気抵抗の小さい層から直接導通をとる
ことを特徴とするフォトマスク製造方法。
(1) In a method of manufacturing photomasks used in semiconductor manufacturing etc. using a hard mask substrate, direct conduction is established from a layer of low electrical resistance on the end surface of the hard mask substrate during the process of forming a resist pattern using an electron beam exposure device. A photomask manufacturing method characterized by taking the following steps.
(2)上記ハードマスク基板は、電気抵抗の小さい層を
基板端面に形成させることを特徴とする特許請求の範囲
第1項記載のフォトマスク製造方法。
(2) The photomask manufacturing method according to claim 1, wherein the hard mask substrate has a layer having low electrical resistance formed on an end surface of the substrate.
JP62111483A 1987-05-07 1987-05-07 Manufacture of photomask Pending JPS63276052A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62111483A JPS63276052A (en) 1987-05-07 1987-05-07 Manufacture of photomask

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62111483A JPS63276052A (en) 1987-05-07 1987-05-07 Manufacture of photomask

Publications (1)

Publication Number Publication Date
JPS63276052A true JPS63276052A (en) 1988-11-14

Family

ID=14562403

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62111483A Pending JPS63276052A (en) 1987-05-07 1987-05-07 Manufacture of photomask

Country Status (1)

Country Link
JP (1) JPS63276052A (en)

Similar Documents

Publication Publication Date Title
TWI270746B (en) Anti-ESD photomask blank
KR20010043511A (en) Display substrate electrodes with auxiliary metal layers for enhanced conductivity
KR0158779B1 (en) Process for exactly patterning layer to target configuration by using photo-resist mask formed with dummy pattern
JPS5851412B2 (en) Microfabrication method for semiconductor devices
KR100432794B1 (en) Process for the formation of wiring pattern
JPS6025024B2 (en) Original plate for photomask
JPS63276052A (en) Manufacture of photomask
JPH01217349A (en) Blank plate, photomask using blank plate, and their manufacture
US5310622A (en) Method of patterning a reflective surface in an integrated circuit
JPH01173717A (en) Blank plate
JPH01173718A (en) Photomask and manufacture thereof
JPS60196941A (en) Electron beam exposure
JPH0795509B2 (en) Method of forming resist pattern
JPH0226016A (en) Lithography of circuit pattern
JPH11149152A (en) Grounding method and photomask blanks
JP2580681B2 (en) Method for manufacturing semiconductor device
JPH04371952A (en) Hard mask
JPS589944B2 (en) photo mask
JP2607460B2 (en) Exposure method
KR940001503B1 (en) Method of making self-aligned phase shift mask
JPH01187926A (en) Manufacture of mask and reticle
JPS63254728A (en) Forming method for resist pattern
KR960000184B1 (en) Manufacturing method of phase shift mask
JPS5934632A (en) Manufacture of x-ray mask
JPH02172110A (en) Manufacture of base plate with transparent electrode