JPS6326906B2 - - Google Patents

Info

Publication number
JPS6326906B2
JPS6326906B2 JP56213641A JP21364181A JPS6326906B2 JP S6326906 B2 JPS6326906 B2 JP S6326906B2 JP 56213641 A JP56213641 A JP 56213641A JP 21364181 A JP21364181 A JP 21364181A JP S6326906 B2 JPS6326906 B2 JP S6326906B2
Authority
JP
Japan
Prior art keywords
activation
specific address
activated
flop
flip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56213641A
Other languages
English (en)
Japanese (ja)
Other versions
JPS58115572A (ja
Inventor
Masaaki Kobayashi
Noboru Yamamoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP21364181A priority Critical patent/JPS58115572A/ja
Publication of JPS58115572A publication Critical patent/JPS58115572A/ja
Publication of JPS6326906B2 publication Critical patent/JPS6326906B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/17—Interprocessor communication using an input/output type connection, e.g. channel, I/O port

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
JP21364181A 1981-12-29 1981-12-29 起動制御方式 Granted JPS58115572A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP21364181A JPS58115572A (ja) 1981-12-29 1981-12-29 起動制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP21364181A JPS58115572A (ja) 1981-12-29 1981-12-29 起動制御方式

Publications (2)

Publication Number Publication Date
JPS58115572A JPS58115572A (ja) 1983-07-09
JPS6326906B2 true JPS6326906B2 (US07943777-20110517-C00090.png) 1988-06-01

Family

ID=16642510

Family Applications (1)

Application Number Title Priority Date Filing Date
JP21364181A Granted JPS58115572A (ja) 1981-12-29 1981-12-29 起動制御方式

Country Status (1)

Country Link
JP (1) JPS58115572A (US07943777-20110517-C00090.png)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5463644A (en) * 1977-10-31 1979-05-22 Toshiba Corp Multiprocessing system
JPS58101361A (ja) * 1981-12-14 1983-06-16 Hitachi Ltd デ−タ処理装置

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5463644A (en) * 1977-10-31 1979-05-22 Toshiba Corp Multiprocessing system
JPS58101361A (ja) * 1981-12-14 1983-06-16 Hitachi Ltd デ−タ処理装置

Also Published As

Publication number Publication date
JPS58115572A (ja) 1983-07-09

Similar Documents

Publication Publication Date Title
US4949241A (en) Microcomputer system including a master processor and a slave processor synchronized by three control lines
JPH04306748A (ja) 情報処理装置
JPH0619760B2 (ja) 情報処理装置
EP0522582A2 (en) Memory sharing for communication between processors
JPH0250499B2 (US07943777-20110517-C00090.png)
JP3153078B2 (ja) データ処理装置
JPS6326906B2 (US07943777-20110517-C00090.png)
JPS6232832B2 (US07943777-20110517-C00090.png)
JP3304395B2 (ja) データ転送装置及びデータ転送方法
JP3226557B2 (ja) マルチプロセッサシステム
JP3219422B2 (ja) キャッシュメモリ制御方式
JPH06231032A (ja) アクセス制御装置
JPS61250748A (ja) 情報処理装置のメモリアクセス方式
JPS6019816B2 (ja) マイクロプログラム制御アダプタ
JPH0934726A (ja) 割り込み制御方法
JP2593935B2 (ja) ダイレクトメモリアクセス装置
JP2588514Y2 (ja) 通信制御装置
JPH0630085B2 (ja) 計算機システム
JPH1040213A (ja) 情報処理装置のｄｍａデータ転送方法
JPS5868170A (ja) マルチ・プロセツサ・システム
JPH0612363A (ja) メモリ制御装置およびマルチプロセッサシステム
JPS6238743B2 (US07943777-20110517-C00090.png)
JPH1011405A (ja) メモリアクセス競合制御システム
JPS6174045A (ja) マルチプロセツサシステムにおけるチヤネル制御方式
JPS58213371A (ja) デ−タ処理システム