JPS63234495A - 書込み制御回路 - Google Patents

書込み制御回路

Info

Publication number
JPS63234495A
JPS63234495A JP62069622A JP6962287A JPS63234495A JP S63234495 A JPS63234495 A JP S63234495A JP 62069622 A JP62069622 A JP 62069622A JP 6962287 A JP6962287 A JP 6962287A JP S63234495 A JPS63234495 A JP S63234495A
Authority
JP
Japan
Prior art keywords
data
mask
address strobe
write
ras
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP62069622A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0578118B2 (enrdf_load_stackoverflow
Inventor
Yasuaki Hoshino
星野　靖陽
Satoru Kobayashi
悟 小林
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP62069622A priority Critical patent/JPS63234495A/ja
Publication of JPS63234495A publication Critical patent/JPS63234495A/ja
Publication of JPH0578118B2 publication Critical patent/JPH0578118B2/ja
Granted legal-status Critical Current

Links

JP62069622A 1987-03-23 1987-03-23 書込み制御回路 Granted JPS63234495A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62069622A JPS63234495A (ja) 1987-03-23 1987-03-23 書込み制御回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62069622A JPS63234495A (ja) 1987-03-23 1987-03-23 書込み制御回路

Publications (2)

Publication Number Publication Date
JPS63234495A true JPS63234495A (ja) 1988-09-29
JPH0578118B2 JPH0578118B2 (enrdf_load_stackoverflow) 1993-10-28

Family

ID=13408153

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62069622A Granted JPS63234495A (ja) 1987-03-23 1987-03-23 書込み制御回路

Country Status (1)

Country Link
JP (1) JPS63234495A (enrdf_load_stackoverflow)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0492284A (ja) * 1990-08-07 1992-03-25 Matsushita Electric Ind Co Ltd 半導体記憶装置
US5315560A (en) * 1992-05-25 1994-05-24 Mitsubishi Denki Kabushiki Kaisha Semiconductor memory device having a write per bit function in page mode

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0492284A (ja) * 1990-08-07 1992-03-25 Matsushita Electric Ind Co Ltd 半導体記憶装置
US5315560A (en) * 1992-05-25 1994-05-24 Mitsubishi Denki Kabushiki Kaisha Semiconductor memory device having a write per bit function in page mode

Also Published As

Publication number Publication date
JPH0578118B2 (enrdf_load_stackoverflow) 1993-10-28

Similar Documents

Publication Publication Date Title
US6178133B1 (en) Method and system for accessing rows in multiple memory banks within an integrated circuit
US7561477B2 (en) Data strobe synchronization circuit and method for double data rate, multi-bit writes
JP2957177B2 (ja) マイクロコンピユータ
US20030218930A1 (en) Partial refresh for synchronous dynamic random access memory (sdram) circuits
EP1312091B1 (en) Memory device and method having data path with multiple prefetch i/o configurations
US5749086A (en) Simplified clocked DRAM with a fast command input
JP3170146B2 (ja) 半導体記憶装置
JPH02257494A (ja) ユーザが決定した開始アドレスを有する直列メモリの逐次的読取アクセス
JPH01125795A (ja) 仮想型スタティック半導体記憶装置及びこの記憶装置を用いたシステム
US10447298B2 (en) Systems and methods for double data rate serialization in a memory system
JP2625141B2 (ja) デュアルポートｒａｍメモリ装置
JPS6217783B2 (enrdf_load_stackoverflow)
JPH03286234A (ja) メモリ制御装置
US7266667B2 (en) Memory access using multiple sets of address/data lines
JPH0390942A (ja) 主記憶装置の制御方式
US6192002B1 (en) Memory device with command buffer
JPS63234495A (ja) 書込み制御回路
US5946269A (en) Synchronous RAM controlling device and method
JP3765452B2 (ja) 半導体記憶装置
US11328756B1 (en) Semiconductor device and semiconductor system performing auto-precharge operation
JP3102754B2 (ja) 情報利用回路
TWI786005B (zh) 介面變換器和擬多埠儲存裝置
US12073918B2 (en) Memory device deserializer circuit with a reduced form factor
JPH0514359B2 (enrdf_load_stackoverflow)
JPH0556598B2 (enrdf_load_stackoverflow)