JPS63211431A - 加算回路 - Google Patents
加算回路Info
- Publication number
- JPS63211431A JPS63211431A JP62045881A JP4588187A JPS63211431A JP S63211431 A JPS63211431 A JP S63211431A JP 62045881 A JP62045881 A JP 62045881A JP 4588187 A JP4588187 A JP 4588187A JP S63211431 A JPS63211431 A JP S63211431A
- Authority
- JP
- Japan
- Prior art keywords
- addition
- output
- underflow
- overflow
- maximum value
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62045881A JPS63211431A (ja) | 1987-02-27 | 1987-02-27 | 加算回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62045881A JPS63211431A (ja) | 1987-02-27 | 1987-02-27 | 加算回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS63211431A true JPS63211431A (ja) | 1988-09-02 |
| JPH0445856B2 JPH0445856B2 (enrdf_load_stackoverflow) | 1992-07-28 |
Family
ID=12731572
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP62045881A Granted JPS63211431A (ja) | 1987-02-27 | 1987-02-27 | 加算回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS63211431A (enrdf_load_stackoverflow) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH03244023A (ja) * | 1989-11-17 | 1991-10-30 | Digital Equip Corp <Dec> | 上位桁あふれ及び下位桁あふれを訂正する方法及び装置 |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS61262925A (ja) * | 1985-05-17 | 1986-11-20 | Nec Corp | 演算回路 |
-
1987
- 1987-02-27 JP JP62045881A patent/JPS63211431A/ja active Granted
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS61262925A (ja) * | 1985-05-17 | 1986-11-20 | Nec Corp | 演算回路 |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH03244023A (ja) * | 1989-11-17 | 1991-10-30 | Digital Equip Corp <Dec> | 上位桁あふれ及び下位桁あふれを訂正する方法及び装置 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0445856B2 (enrdf_load_stackoverflow) | 1992-07-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0650462B2 (ja) | シフト数制御回路 | |
| US4761760A (en) | Digital adder-subtracter with tentative result correction circuit | |
| US5134579A (en) | Digital adder circuit | |
| US4110831A (en) | Method and means for tracking digit significance in arithmetic operations executed on decimal computers | |
| JP2757671B2 (ja) | プライオリティエンコーダおよび浮動小数点加減算装置 | |
| US20210109714A1 (en) | Circuit and method for binary flag determination | |
| JPS63211431A (ja) | 加算回路 | |
| CN112350716A (zh) | 一种补码运算方法及装置、补码运算装置的运算方法 | |
| US6044063A (en) | Unsigned integer comparator | |
| JPH07200252A (ja) | バレルシフタ回路 | |
| JP4354648B2 (ja) | バイアスを招かないで固定少数点フォーマットに信号を圧縮するための方法と装置 | |
| US6683530B1 (en) | Method and apparatus for performing a floating point compare operation | |
| CN116301718B (zh) | 一种计算x'&(x+1)的专用加速器及加速计算装置 | |
| CN117453178B (zh) | 一种计算x'|(x-1)的专用加速器及加速计算装置 | |
| JP3261742B2 (ja) | 丸め処理を含む冗長2進/2進変換回路 | |
| US3659090A (en) | Addition or subtraction circuit for the gray codes based on the modulus of 4 | |
| JPS63224518A (ja) | 多数決判定回路 | |
| GB2162977A (en) | Floating point to fixed point conversion | |
| JP2890412B2 (ja) | 符号変換回路 | |
| JPH08125494A (ja) | 移動平均フィルタ | |
| JPH0520026A (ja) | 並列全加算器 | |
| JPH0638243A (ja) | 色差信号の動きベクトル計算回路 | |
| JPH0553768A (ja) | 除算器 | |
| JPS6349835A (ja) | 演算処理装置 | |
| JP2536490B2 (ja) | ランレングス符号化装置 |