JPS6320683A - ベクトル代入最適化処理方式 - Google Patents

ベクトル代入最適化処理方式

Info

Publication number
JPS6320683A
JPS6320683A JP16572886A JP16572886A JPS6320683A JP S6320683 A JPS6320683 A JP S6320683A JP 16572886 A JP16572886 A JP 16572886A JP 16572886 A JP16572886 A JP 16572886A JP S6320683 A JPS6320683 A JP S6320683A
Authority
JP
Japan
Prior art keywords
assignment
processing
program
array
statements
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP16572886A
Other languages
English (en)
Japanese (ja)
Other versions
JPH056227B2 (enrdf_load_stackoverflow
Inventor
Hiroshi Nagakura
長倉　浩士
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP16572886A priority Critical patent/JPS6320683A/ja
Publication of JPS6320683A publication Critical patent/JPS6320683A/ja
Publication of JPH056227B2 publication Critical patent/JPH056227B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8053—Vector processors

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Complex Calculations (AREA)
  • Devices For Executing Special Programs (AREA)
JP16572886A 1986-07-15 1986-07-15 ベクトル代入最適化処理方式 Granted JPS6320683A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16572886A JPS6320683A (ja) 1986-07-15 1986-07-15 ベクトル代入最適化処理方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16572886A JPS6320683A (ja) 1986-07-15 1986-07-15 ベクトル代入最適化処理方式

Publications (2)

Publication Number Publication Date
JPS6320683A true JPS6320683A (ja) 1988-01-28
JPH056227B2 JPH056227B2 (enrdf_load_stackoverflow) 1993-01-26

Family

ID=15817945

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16572886A Granted JPS6320683A (ja) 1986-07-15 1986-07-15 ベクトル代入最適化処理方式

Country Status (1)

Country Link
JP (1) JPS6320683A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010186467A (ja) * 2009-02-10 2010-08-26 Internatl Business Mach Corp <Ibm> コンピュータにより実施される方法、コンピュータ可読ストレージ媒体およびシステム（ｓｉｍｄアーキテクチャの条件付きデータ選択のための高速ベクトル・マスキング・アルゴリズム）

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57146376A (en) * 1981-03-06 1982-09-09 Hitachi Ltd Vector operation processor with mask

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57146376A (en) * 1981-03-06 1982-09-09 Hitachi Ltd Vector operation processor with mask

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010186467A (ja) * 2009-02-10 2010-08-26 Internatl Business Mach Corp <Ibm> コンピュータにより実施される方法、コンピュータ可読ストレージ媒体およびシステム（ｓｉｍｄアーキテクチャの条件付きデータ選択のための高速ベクトル・マスキング・アルゴリズム）

Also Published As

Publication number Publication date
JPH056227B2 (enrdf_load_stackoverflow) 1993-01-26

Similar Documents

Publication Publication Date Title
KR900002435B1 (ko) 디지탈 콘트롤러
US4439828A (en) Instruction substitution mechanism in an instruction handling unit of a data processing system
US5125092A (en) Method and apparatus for providing multiple condition code fields to to allow pipelined instructions contention free access to separate condition codes
KR960012655B1 (ko) 멀티 프로세서 시스템 및 그것에 사용된 코 프로세서
NO155830B (no) Databehandlingssystem.
US20010032296A1 (en) Data processor
JPS621067A (ja) ベクトル処理装置
JPH0522936B2 (enrdf_load_stackoverflow)
JP3261239B2 (ja) データ転送の一括化処理方法
JPS6320683A (ja) ベクトル代入最適化処理方式
US6279152B1 (en) Apparatus and method for high-speed memory access
EP0480657B1 (en) Information processing apparatus
JPS6314276A (ja) 配列処理プログラム最適化処理方式
JPS62202264A (ja) ベクトル演算処理方式
JPS5919287A (ja) メモリアクセス命令による入出力処理方式
JP2564904B2 (ja) プログラム最適化処理方法
JP2506591B2 (ja) 補助処理装置
JPH053030B2 (enrdf_load_stackoverflow)
JPH03119424A (ja) 情報処理方式及び装置
JPS63155265A (ja) ベクトル演算最適化処理方式
JP2629479B2 (ja) 情報処理装置
JPH0279122A (ja) 浮動小数点演算機構
JPH0746350B2 (ja) ベクトル計算機
Collesidis et al. Control of multiprocessor SPS-1000 configurations using principles of data-flow architecture
KR19990026795A (ko) 마이크로프로세서

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees