JPH056227B2 - - Google Patents

Info

Publication number
JPH056227B2
JPH056227B2 JP61165728A JP16572886A JPH056227B2 JP H056227 B2 JPH056227 B2 JP H056227B2 JP 61165728 A JP61165728 A JP 61165728A JP 16572886 A JP16572886 A JP 16572886A JP H056227 B2 JPH056227 B2 JP H056227B2
Authority
JP
Japan
Prior art keywords
assignment
program
vector
array
processing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP61165728A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6320683A (ja
Inventor
Hiroshi Nagakura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP16572886A priority Critical patent/JPS6320683A/ja
Publication of JPS6320683A publication Critical patent/JPS6320683A/ja
Publication of JPH056227B2 publication Critical patent/JPH056227B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8053—Vector processors

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Complex Calculations (AREA)
  • Devices For Executing Special Programs (AREA)
JP16572886A 1986-07-15 1986-07-15 ベクトル代入最適化処理方式 Granted JPS6320683A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16572886A JPS6320683A (ja) 1986-07-15 1986-07-15 ベクトル代入最適化処理方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16572886A JPS6320683A (ja) 1986-07-15 1986-07-15 ベクトル代入最適化処理方式

Publications (2)

Publication Number Publication Date
JPS6320683A JPS6320683A (ja) 1988-01-28
JPH056227B2 true JPH056227B2 (enrdf_load_stackoverflow) 1993-01-26

Family

ID=15817945

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16572886A Granted JPS6320683A (ja) 1986-07-15 1986-07-15 ベクトル代入最適化処理方式

Country Status (1)

Country Link
JP (1) JPS6320683A (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8418154B2 (en) * 2009-02-10 2013-04-09 International Business Machines Corporation Fast vector masking algorithm for conditional data selection in SIMD architectures

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57146376A (en) * 1981-03-06 1982-09-09 Hitachi Ltd Vector operation processor with mask

Also Published As

Publication number Publication date
JPS6320683A (ja) 1988-01-28

Similar Documents

Publication Publication Date Title
US5710902A (en) Instruction dependency chain indentifier
US6113650A (en) Compiler for optimization in generating instruction sequence and compiling method
KR900002435B1 (ko) 디지탈 콘트롤러
US6061783A (en) Method and apparatus for manipulation of bit fields directly in a memory source
US6272596B1 (en) Data processor
EP0071028A2 (en) Instructionshandling unit in a data processing system with instruction substitution and method of operation
JP3593346B2 (ja) マルチポートメモリ及びそれをアクセスするデータ処理装置
JPS6312029A (ja) 情報処理装置
US5119495A (en) Minimizing hardware pipeline breaks using software scheduling techniques during compilation
JPH03150637A (ja) パイプライン対応のレジスタ割付け方式
JPS63253468A (ja) ベクトル処理装置
EP0798636B1 (en) Method, system and computer program product for register allocation using multiple interference graphs
JP3261239B2 (ja) データ転送の一括化処理方法
JPH0522936B2 (enrdf_load_stackoverflow)
JPH056227B2 (enrdf_load_stackoverflow)
JP3737573B2 (ja) Ｖｌｉｗプロセッサ
JPS6314276A (ja) 配列処理プログラム最適化処理方式
JPS62202264A (ja) ベクトル演算処理方式
JPH0746350B2 (ja) ベクトル計算機
JPH06103462B2 (ja) ベクトル・レングス制御範囲分割処理方式
JPH0440743B2 (enrdf_load_stackoverflow)
JPH053030B2 (enrdf_load_stackoverflow)
JP2564904B2 (ja) プログラム最適化処理方法
JPH03119424A (ja) 情報処理方式及び装置
JPS6015772A (ja) ル−プ内配列処理ベクトル化処理方式

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees