JPS63155215A - 情報処理装置 - Google Patents
情報処理装置Info
- Publication number
- JPS63155215A JPS63155215A JP61304716A JP30471686A JPS63155215A JP S63155215 A JPS63155215 A JP S63155215A JP 61304716 A JP61304716 A JP 61304716A JP 30471686 A JP30471686 A JP 30471686A JP S63155215 A JPS63155215 A JP S63155215A
- Authority
- JP
- Japan
- Prior art keywords
- memory
- address
- information
- bus
- timing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Bus Control (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP61304716A JPS63155215A (ja) | 1986-12-18 | 1986-12-18 | 情報処理装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP61304716A JPS63155215A (ja) | 1986-12-18 | 1986-12-18 | 情報処理装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS63155215A true JPS63155215A (ja) | 1988-06-28 |
JPH0533413B2 JPH0533413B2 (enrdf_load_stackoverflow) | 1993-05-19 |
Family
ID=17936350
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP61304716A Granted JPS63155215A (ja) | 1986-12-18 | 1986-12-18 | 情報処理装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS63155215A (enrdf_load_stackoverflow) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02150936A (ja) * | 1988-12-01 | 1990-06-11 | Pfu Ltd | 拡張メモリアクセス方式 |
-
1986
- 1986-12-18 JP JP61304716A patent/JPS63155215A/ja active Granted
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02150936A (ja) * | 1988-12-01 | 1990-06-11 | Pfu Ltd | 拡張メモリアクセス方式 |
Also Published As
Publication number | Publication date |
---|---|
JPH0533413B2 (enrdf_load_stackoverflow) | 1993-05-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US3940743A (en) | Interconnecting unit for independently operable data processing systems | |
US4935868A (en) | Multiple port bus interface controller with slave bus | |
KR900004006B1 (ko) | 마이크로 프로세서 시스템 | |
US5590287A (en) | Configurable interface for routing data between mismatched devices | |
JP3030342B2 (ja) | カード | |
JPS59111561A (ja) | 複合プロセツサ・システムのアクセス制御方式 | |
KR900002438B1 (ko) | 프로세서간 결합방식 | |
JPH0146946B2 (enrdf_load_stackoverflow) | ||
JP2749819B2 (ja) | 共有メモリ制御方式 | |
JPH0390942A (ja) | 主記憶装置の制御方式 | |
JPS63155215A (ja) | 情報処理装置 | |
JPH0353363A (ja) | バスアーキテクチャ変換回路 | |
JPH03668B2 (enrdf_load_stackoverflow) | ||
EP0380844A2 (en) | Method and means for interfacing a system control unit for a multi-processor system with the system main memory | |
JPS61166647A (ja) | マイクロプロセツサ装置およびアドレス可能なメモリから情報を読出すためのアクセス方法 | |
US6493775B2 (en) | Control for timed access of devices to a system bus | |
JPS603049A (ja) | バスインタ−フエ−ス装置 | |
JPS62276663A (ja) | プログラム転送方法 | |
JP2552287B2 (ja) | システムバス方式 | |
JPH02207363A (ja) | データ転送制御方式、デバイスコントローラ、およびメモリ・コントローラ | |
JP3006487B2 (ja) | エミュレーション装置 | |
US5517653A (en) | Semiconductor integrated circuit device which controls the activation of a microprogram and the start address | |
JPH05334234A (ja) | 高速dma転送装置 | |
JPS6047628B2 (ja) | 共有記憶装置 | |
JPH04170661A (ja) | マイクロプロセッサシステム |