JPS63142744A - Cmi符号化回路 - Google Patents
Cmi符号化回路Info
- Publication number
- JPS63142744A JPS63142744A JP61289469A JP28946986A JPS63142744A JP S63142744 A JPS63142744 A JP S63142744A JP 61289469 A JP61289469 A JP 61289469A JP 28946986 A JP28946986 A JP 28946986A JP S63142744 A JPS63142744 A JP S63142744A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- level
- circuit
- output
- bit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000010586 diagram Methods 0.000 description 11
- 230000003111 delayed effect Effects 0.000 description 6
- 230000015572 biosynthetic process Effects 0.000 description 4
- 238000000034 method Methods 0.000 description 4
- 230000001360 synchronised effect Effects 0.000 description 4
- 238000003786 synthesis reaction Methods 0.000 description 4
- 230000005540 biological transmission Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000007257 malfunction Effects 0.000 description 1
Landscapes
- Dc Digital Transmission (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP61289469A JPS63142744A (ja) | 1986-12-04 | 1986-12-04 | Cmi符号化回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP61289469A JPS63142744A (ja) | 1986-12-04 | 1986-12-04 | Cmi符号化回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS63142744A true JPS63142744A (ja) | 1988-06-15 |
JPH0462625B2 JPH0462625B2 (enrdf_load_stackoverflow) | 1992-10-07 |
Family
ID=17743678
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP61289469A Granted JPS63142744A (ja) | 1986-12-04 | 1986-12-04 | Cmi符号化回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS63142744A (enrdf_load_stackoverflow) |
-
1986
- 1986-12-04 JP JP61289469A patent/JPS63142744A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPH0462625B2 (enrdf_load_stackoverflow) | 1992-10-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5023891A (en) | Method and circuit for decoding a Manchester code signal | |
CA1224274A (en) | Manchester decoder | |
US3754237A (en) | Communication system using binary to multi-level and multi-level to binary coded pulse conversion | |
US3902117A (en) | Pcm error detection | |
JP3433426B2 (ja) | マンチェスタ符号化データをデコーディングするための方法および装置 | |
JPS60180222A (ja) | 符号誤り訂正装置 | |
US4813044A (en) | Method and apparatus for detecting transient errors | |
CA2031643C (en) | Bch code decoder and method for decoding a bch code | |
JPH07131448A (ja) | 位相比較回路 | |
JPS63142744A (ja) | Cmi符号化回路 | |
US5229769A (en) | Method and circuit for performing running disparity measurements | |
WO1983001141A1 (en) | Encoding and decoding system for binary data | |
US5694405A (en) | Encoder and decoder of an error correcting code | |
US5510786A (en) | CMI encoder circuit | |
JPH0695643B2 (ja) | Cmi符号化回路 | |
JPS6380650A (ja) | 符号則違反を有するcmi符号化回路 | |
JPH0370414B2 (enrdf_load_stackoverflow) | ||
US3866170A (en) | Binary transmission system using error-correcting code | |
KR910009093B1 (ko) | 부호화 마크 반전 코딩회로 | |
JPS63209325A (ja) | nビツトmビツト符号変換制御方式 | |
KR960006466B1 (ko) | 전송시스템의 데이타 리타이밍회로 | |
JPH01233850A (ja) | タイミング方式 | |
KR100213256B1 (ko) | 5비트와 16비트 순환 리던던시 체크 회로 | |
JPS63312754A (ja) | エラ−発生回路 | |
JPS60227549A (ja) | Cmi復号回路 |