JPS6313275B2 - - Google Patents

Info

Publication number
JPS6313275B2
JPS6313275B2 JP54039550A JP3955079A JPS6313275B2 JP S6313275 B2 JPS6313275 B2 JP S6313275B2 JP 54039550 A JP54039550 A JP 54039550A JP 3955079 A JP3955079 A JP 3955079A JP S6313275 B2 JPS6313275 B2 JP S6313275B2
Authority
JP
Japan
Prior art keywords
refresh
clock
storage device
circuit
bits
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP54039550A
Other languages
English (en)
Japanese (ja)
Other versions
JPS55132593A (en
Inventor
Yoshikazu Tanaka
Hitoshi Shirai
Yoshiharu Kamio
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP3955079A priority Critical patent/JPS55132593A/ja
Priority to CA000348477A priority patent/CA1136769A/en
Priority to US06/135,184 priority patent/US4293931A/en
Priority to EP80301055A priority patent/EP0017479B1/en
Priority to DE8080301055T priority patent/DE3064733D1/de
Publication of JPS55132593A publication Critical patent/JPS55132593A/ja
Publication of JPS6313275B2 publication Critical patent/JPS6313275B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/406—Management or control of the refreshing or charge-regeneration cycles
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/15—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/15—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors
    • H03K5/15013—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors with more than two outputs

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Nonlinear Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Dram (AREA)
  • Static Random-Access Memory (AREA)
JP3955079A 1979-04-02 1979-04-02 Refresh control method for memory unit Granted JPS55132593A (en)

Priority Applications (5)

Application Number Priority Date Filing Date Title
JP3955079A JPS55132593A (en) 1979-04-02 1979-04-02 Refresh control method for memory unit
CA000348477A CA1136769A (en) 1979-04-02 1980-03-26 Memory refresh control system
US06/135,184 US4293931A (en) 1979-04-02 1980-03-28 Memory refresh control system
EP80301055A EP0017479B1 (en) 1979-04-02 1980-04-02 Memory refresh control apparatus
DE8080301055T DE3064733D1 (en) 1979-04-02 1980-04-02 Memory refresh control apparatus

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3955079A JPS55132593A (en) 1979-04-02 1979-04-02 Refresh control method for memory unit

Publications (2)

Publication Number Publication Date
JPS55132593A JPS55132593A (en) 1980-10-15
JPS6313275B2 true JPS6313275B2 (US07943777-20110517-C00090.png) 1988-03-24

Family

ID=12556158

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3955079A Granted JPS55132593A (en) 1979-04-02 1979-04-02 Refresh control method for memory unit

Country Status (5)

Country Link
US (1) US4293931A (US07943777-20110517-C00090.png)
EP (1) EP0017479B1 (US07943777-20110517-C00090.png)
JP (1) JPS55132593A (US07943777-20110517-C00090.png)
CA (1) CA1136769A (US07943777-20110517-C00090.png)
DE (1) DE3064733D1 (US07943777-20110517-C00090.png)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0543881Y2 (US07943777-20110517-C00090.png) * 1988-09-30 1993-11-05

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4691303A (en) * 1985-10-31 1987-09-01 Sperry Corporation Refresh system for multi-bank semiconductor memory
CA2099811A1 (en) * 1992-07-21 1994-01-22 Frederic H. Jung Antibiotic compounds
CN104134215B (zh) * 2014-07-29 2018-10-26 缪荣明 高仟伏dr对接pacs系统的图像减影方法

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3684897A (en) * 1970-08-19 1972-08-15 Cogar Corp Dynamic mos memory array timing system
US3800295A (en) * 1971-12-30 1974-03-26 Ibm Asynchronously operated memory system
US3790961A (en) * 1972-06-09 1974-02-05 Advanced Memory Syst Inc Random access dynamic semiconductor memory system
JPS5433498B2 (US07943777-20110517-C00090.png) * 1972-09-19 1979-10-20
US3811117A (en) * 1972-10-19 1974-05-14 Ibm Time ordered memory system and operation
IT1002272B (it) * 1973-12-27 1976-05-20 Honeywell Inf Systems Sistema di ricarica in memoria a semiconduttori
US3902082A (en) * 1974-02-11 1975-08-26 Mostek Corp Dynamic data input latch and decoder
US4084154A (en) * 1975-05-01 1978-04-11 Burroughs Corporation Charge coupled device memory system with burst mode
IT1041882B (it) * 1975-08-20 1980-01-10 Honeywell Inf Systems Memoria dinamica a semiconduttori e relativo sistema di recarica
US4040122A (en) * 1976-04-07 1977-08-02 Burroughs Corporation Method and apparatus for refreshing a dynamic memory by sequential transparent readings
DE2619238C3 (de) * 1976-04-30 1978-11-02 Siemens Ag, 1000 Berlin Und 8000 Muenchen Verfahren und Anordnung zur zeitlichen Einordnung von unabhängigen Operationen, die in einem elektronischen Schaltungssystem ablaufen
US4172282A (en) * 1976-10-29 1979-10-23 International Business Machines Corporation Processor controlled memory refresh

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0543881Y2 (US07943777-20110517-C00090.png) * 1988-09-30 1993-11-05

Also Published As

Publication number Publication date
DE3064733D1 (en) 1983-10-13
CA1136769A (en) 1982-11-30
EP0017479B1 (en) 1983-09-07
US4293931A (en) 1981-10-06
JPS55132593A (en) 1980-10-15
EP0017479A1 (en) 1980-10-15

Similar Documents

Publication Publication Date Title
JPS6346698A (ja) 半導体記憶装置
US4494222A (en) Processor system using on-chip refresh address generator for dynamic memory
JPS6313275B2 (US07943777-20110517-C00090.png)
US11721383B2 (en) Refresh circuit and refresh method of a semiconductor memory having a signal generation module configured to generate an inversion signal and carry signals based on a refresh command; an adjustment unit to generate an inversion adjustment signal according to the inversion
US4040122A (en) Method and apparatus for refreshing a dynamic memory by sequential transparent readings
JP3974287B2 (ja) アドレス信号供給方法及びそれを利用した半導体記憶装置
US5706480A (en) Memory device and method for processing digital video signal
JPS599117B2 (ja) 記憶装置
JPH05298882A (ja) ダイナミックｒａｍのリフレッシュ制御方式
JP3011498B2 (ja) クロック生成回路
JPH02192096A (ja) 選択的リフレツシユ制御装置
JPS6139298A (ja) ダイナミツクランダムアクセスメモリの制御装置
JPH0411388Y2 (US07943777-20110517-C00090.png)
JPS58215789A (ja) ダイナミツクｒａｍのリフレツシユ回路
JPS6241438Y2 (US07943777-20110517-C00090.png)
JPS6028097A (ja) ダイナミツク型メモリのリフレツシユ方法
SU746515A1 (ru) Устройство дл управлени полупроводниковой пам тью
JP2502857B2 (ja) 信号処理装置
JPH0585991B2 (US07943777-20110517-C00090.png)
JPS5934025B2 (ja) バツフアメモリ回路
KR19990012253A (ko) 반도체 메모리장치의 리프레쉬 카운터 및 리프레쉬 카운팅방법
JPS60173794A (ja) メモリ−のリフレツシユ方式
JPS6038795A (ja) リフレツシユ制御回路
JPH0419894A (ja) エラスティックストア回路
JPS62209794A (ja) メモリリフレツシユ装置