JPS6313213B2 - - Google Patents

Info

Publication number
JPS6313213B2
JPS6313213B2 JP54095982A JP9598279A JPS6313213B2 JP S6313213 B2 JPS6313213 B2 JP S6313213B2 JP 54095982 A JP54095982 A JP 54095982A JP 9598279 A JP9598279 A JP 9598279A JP S6313213 B2 JPS6313213 B2 JP S6313213B2
Authority
JP
Japan
Prior art keywords
gate
input
output
interrupt
inverter
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP54095982A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5523598A (en
Inventor
Kureiton Buruusu Junia Uiriamu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Motorola Solutions Inc
Original Assignee
Motorola Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Motorola Inc filed Critical Motorola Inc
Publication of JPS5523598A publication Critical patent/JPS5523598A/ja
Publication of JPS6313213B2 publication Critical patent/JPS6313213B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/48—Program initiating; Program switching, e.g. by interrupt
    • G06F9/4806—Task transfer initiation or dispatching
    • G06F9/4812—Task transfer initiation or dispatching by interrupt, e.g. masked
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30076—Arrangements for executing specific machine instructions to perform miscellaneous control operations, e.g. NOP
    • G06F9/30079—Pipeline control instructions, e.g. multicycle NOP
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30076—Arrangements for executing specific machine instructions to perform miscellaneous control operations, e.g. NOP
    • G06F9/30087—Synchronisation or serialisation instructions
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30094—Condition code generation, e.g. Carry, Zero flag

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Executing Machine-Instructions (AREA)
  • Microcomputers (AREA)
JP9598279A 1978-07-31 1979-07-27 Executing clear wait instruction Granted JPS5523598A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US92962978A 1978-07-31 1978-07-31

Publications (2)

Publication Number Publication Date
JPS5523598A JPS5523598A (en) 1980-02-20
JPS6313213B2 true JPS6313213B2 (enrdf_load_stackoverflow) 1988-03-24

Family

ID=25458184

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9598279A Granted JPS5523598A (en) 1978-07-31 1979-07-27 Executing clear wait instruction

Country Status (6)

Country Link
JP (1) JPS5523598A (enrdf_load_stackoverflow)
DE (1) DE2931121A1 (enrdf_load_stackoverflow)
FR (1) FR2432737A1 (enrdf_load_stackoverflow)
GB (1) GB2027238B (enrdf_load_stackoverflow)
MY (1) MY8500477A (enrdf_load_stackoverflow)
SG (1) SG16584G (enrdf_load_stackoverflow)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA1217310A (en) * 1981-09-14 1987-02-03 George B. Park Heat recoverable article
JP2602198B2 (ja) * 1984-10-15 1997-04-23 三井東圧化学株式会社 ポリイミド樹脂粉末からなる耐熱性接着剤
JP2596536B2 (ja) * 1984-10-15 1997-04-02 三井東圧化学株式会社 ポリイミド樹脂粉末からなる耐熱性接着剤
GB2506169A (en) * 2012-09-24 2014-03-26 Imagination Tech Ltd Limiting task context restore if a flag indicates task processing is disabled

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3970998A (en) * 1974-10-15 1976-07-20 Rca Corporation Microprocessor architecture
US4003028A (en) * 1974-10-30 1977-01-11 Motorola, Inc. Interrupt circuitry for microprocessor chip

Also Published As

Publication number Publication date
JPS5523598A (en) 1980-02-20
FR2432737A1 (fr) 1980-02-29
DE2931121C2 (enrdf_load_stackoverflow) 1988-09-01
GB2027238A (en) 1980-02-13
GB2027238B (en) 1982-12-01
MY8500477A (en) 1985-12-31
FR2432737B1 (enrdf_load_stackoverflow) 1984-02-10
DE2931121A1 (de) 1980-02-21
SG16584G (en) 1985-03-08

Similar Documents

Publication Publication Date Title
US4250546A (en) Fast interrupt method
US4794524A (en) Pipelined single chip microprocessor having on-chip cache and on-chip memory management unit
US6223279B1 (en) Single chip microcomputer having a dedicated address bus and dedicated data bus for transferring register bank data to and from an on-line RAM
US4407016A (en) Microprocessor providing an interface between a peripheral subsystem and an object-oriented data processor
US4296470A (en) Link register storage and restore system for use in an instruction pre-fetch micro-processor interrupt system
US4200912A (en) Processor interrupt system
JPS5841538B2 (ja) マルチプロセツサシステム ノ ユウセンセイギヨホウシキ
JP4226085B2 (ja) マイクロプロセッサ及びマルチプロセッサシステム
US4279016A (en) Instruction pre-fetch microprocessor interrupt system
JP2822782B2 (ja) シングルチップマイクロコンピュータ
KR970003321B1 (ko) 코프로세서 지정 시스템
US5757685A (en) Data processing system capable of processing long word data
US4344133A (en) Method for synchronizing hardware and software
US4631672A (en) Arithmetic control apparatus for a pipeline processing system
US4040035A (en) Microprocessor having index register coupled to serial-coupled address bus sections and to data bus
US4409653A (en) Method of performing a clear and wait operation with a single instruction
JPS6313213B2 (enrdf_load_stackoverflow)
EP0385136B1 (en) Microprocessor cooperating with a coprocessor
EP0560393B1 (en) Microprocessor and data processing system with register file
JPH0754467B2 (ja) データ処理装置
JPS59218569A (ja) マイクロ・コンピユ−タ
JPH0719204B2 (ja) 浮動小数点演算方式
JP2619425B2 (ja) シーケンスコントローラ
JP2520158B2 (ja) ディジタルシグナルプロセッサのデバッグ方式
KR100194263B1 (ko) 고속데이타처리 시스템