JPS6286726A - Formation of resist pattern - Google Patents

Formation of resist pattern

Info

Publication number
JPS6286726A
JPS6286726A JP60227203A JP22720385A JPS6286726A JP S6286726 A JPS6286726 A JP S6286726A JP 60227203 A JP60227203 A JP 60227203A JP 22720385 A JP22720385 A JP 22720385A JP S6286726 A JPS6286726 A JP S6286726A
Authority
JP
Japan
Prior art keywords
resist
layer
resist layer
resist pattern
surface layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP60227203A
Other languages
Japanese (ja)
Inventor
Akira Kawai
河合 晃
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP60227203A priority Critical patent/JPS6286726A/en
Publication of JPS6286726A publication Critical patent/JPS6286726A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To form patterns with excellent reproducibility by making the head shape of resist patterns rectangular by a method wherein the surface layer of resist layer is made low-sensitive to developer to decelerate the melting speed of surface layer. CONSTITUTION:A substrate 1 is coated with resist to form a resist layer 2 with even film thickness. First, the surface layer 7 only of resist layer 2 is heated to be made low-sensitive and insoluble and then the regions 4 to be removed are irradiated with ultraviolet rays 3. Second, the irradiated parts 4 are melted by immersing the resist layer 2 in developer 5 such as alkali, etc. At this time, not-yet-irradiated regions of the surface layer 7 are left almost as they are since the melting speed of the low-sensitive surface layer 7 in the developer 5 is decelerated to make the head shape of finished patterns 8 rectan gular. Besides, such a shape to be repeated on every formation of resist patterns 8 can improve the reproducibility of the finished patterns 8.

Description

【発明の詳細な説明】 [産業上の利用分野] この発明は、半導体デバイスなどの製造工程における基
板上へのレジストパターン形成方法に閏する。
DETAILED DESCRIPTION OF THE INVENTION [Industrial Field of Application] The present invention relates to a method of forming a resist pattern on a substrate in the manufacturing process of semiconductor devices and the like.

[従来の技術] 第2図は、従来のレジス1−パターン形成方法を示す図
である。
[Prior Art] FIG. 2 is a diagram showing a conventional resist 1 pattern forming method.

次に、第2図を参照して従来のレジストパターン形成方
法について説明する。第2図(1)に示すように、基板
上に、スピン法などによってレジストを塗布し、膜厚の
均一なレジスト11!2を得る。
Next, a conventional resist pattern forming method will be explained with reference to FIG. As shown in FIG. 2(1), a resist is applied onto a substrate by a spin method or the like to obtain a resist 11!2 having a uniform thickness.

続いて、除去必要な領域4に紫外線3を照射する。Subsequently, the area 4 that needs to be removed is irradiated with ultraviolet rays 3.

続いて、第2図(II)に示すように、レジスト層2を
塗布した基板1を現像液5に浸す。これにより、照射部
4は現像液5に溶解し、紫外線未照射部との溶解速度の
差によって、第2図(I[[)に示すようなレジストパ
ターン6が形成される。
Subsequently, as shown in FIG. 2 (II), the substrate 1 coated with the resist layer 2 is immersed in a developer 5. As a result, the irradiated area 4 is dissolved in the developer 5, and a resist pattern 6 as shown in FIG.

[発明が解決しようとする問題点1 従来のレジストパターン形成方法では、紫外線露光部の
溶解は第2図(It)に示すように、表面より進行する
ため、未露光部の表面層は露光部の溶解が完全に終了す
るまでの間、現像液に接触し続けるため、第2図(IF
>に示す境界領域41はわずかながら溶解する。したが
って、形成されたレジストパターンの頭部形状は矩形に
はならず、第2図(I[[)に示すように丸みを帯びた
ものになる。
[Problem to be solved by the invention 1] In the conventional resist pattern forming method, as shown in FIG. Since the solution continues to be in contact with the developer until the dissolution of
The boundary region 41 shown in > is slightly dissolved. Therefore, the head shape of the formed resist pattern is not rectangular but rounded as shown in FIG. 2 (I[[).

未露光部の溶解の程度は、レジストパターン形成ごとに
異なるので、仕上りの再現性に問題が生じる。また、後
に続くドライエツチングに悪影響を及ぼす。すなわち、
ドライエツチング中に、レジストパターンも若干エツチ
ングされるが、レジストパターンの形状が丸みを帯びて
いるために、第2図(I[[)の矢印Aで示すパターン
の幅がこのエツチングにより変わってしまい、所望のM
度が得られないという問題がある。
Since the degree of dissolution of the unexposed areas differs depending on the formation of the resist pattern, a problem arises in the reproducibility of the finish. It also has an adverse effect on the dry etching that follows. That is,
During dry etching, the resist pattern is also slightly etched, but because the shape of the resist pattern is rounded, the width of the pattern shown by arrow A in Figure 2 (I [[)] changes due to this etching. , desired M
There is a problem of not being able to obtain a degree.

それゆえに、この発明は上述のような問題点を解消する
ためになされたもので、レジストパターンの頭部形状を
矩形にするとともに、再現性の良いパターンを得ること
を目的とする。
Therefore, the present invention has been made to solve the above-mentioned problems, and aims to make the head shape of a resist pattern rectangular and to obtain a pattern with good reproducibility.

[問題点を解決するための手段] この発明にかかるレジストパターン形成方法は、第1の
ステップにより基板上に第1のレジスト層を設け、第2
のステップにより、現像液に対して第1のレジスト層よ
りも溶解速度の小さい第2のレジスト層を第1のレジス
ト層上に設け、第3のステップにより、第1および第2
のレジスト層を露光し、第4のステップにより、露光さ
れた第1および第2のレジスト層を現像液により現像す
るようにしたものである。
[Means for Solving the Problems] In the resist pattern forming method according to the present invention, a first resist layer is provided on a substrate in a first step, and a second resist layer is formed on a substrate.
In the step, a second resist layer having a lower dissolution rate than the first resist layer in the developer is provided on the first resist layer, and in the third step, the first and second resist layers are disposed on the first resist layer.
The resist layer is exposed to light, and in a fourth step, the exposed first and second resist layers are developed with a developer.

[作用] この発明における第2のステップにより設けられた第2
のレジスト層は現像プロセスにおいてレジストパターン
の頭部として残存するので、矩形を保ったパターンが得
られる。
[Operation] The second step provided by the second step in this invention
Since the resist layer remains as the head of the resist pattern during the development process, a pattern that maintains a rectangular shape can be obtained.

[実施例] 以下、この発明の一実IM例を図について説明する。第
1図はこの発明の一実施例のレジストパターン形成方法
を示す図である。次に、第1図を参照してこの発明の一
実施例のレジストパターン形成方法について説明する。
[Example] Hereinafter, an example of an IM according to the present invention will be explained with reference to the drawings. FIG. 1 is a diagram showing a resist pattern forming method according to an embodiment of the present invention. Next, a resist pattern forming method according to an embodiment of the present invention will be described with reference to FIG.

従来例と同様に、基板1上へスピン法によってレジスト
を塗布し、膜厚の均一なレジスト層2を1りる。次に、
第1図(I)に示づレジスト1!2の表面WI7のみを
加熱し、該表面層7を低感度化、耐溶解性にせしめ、次
に第1図(If)に示すように、除去必要な鋼域4に紫
外線3を照射する。次に、第1図(I[[)に示すよう
に、レジスト層をアルカリ等の現象液5に浸すことにJ
:す、照射部4を溶解させる。この際、低感度化された
表面層は現像液に対する溶解速度が小さいために表面W
j7の未照射l!!Ili域はほとんどそのまま残存す
るので、仕上るレジストパターン8の頭部形状は第1図
(iV )に示すように、矩形状になる。また、このよ
うな形状は、レジストパターン形成ごとに同一の形状と
して得られるので、仕上りの再現性が向上する。
As in the conventional example, a resist is applied onto a substrate 1 by a spin method to form a resist layer 2 having a uniform thickness. next,
Only the surface WI7 of the resist 1!2 shown in FIG. 1(I) is heated to make the surface layer 7 low in sensitivity and resistant to dissolution, and then removed as shown in FIG. 1(If). A necessary steel area 4 is irradiated with ultraviolet light 3. Next, as shown in FIG.
: Dissolve the irradiation part 4. At this time, since the surface layer with low sensitivity has a low dissolution rate in the developer, the surface W
J7 unirradiated l! ! Since the Ili region remains almost unchanged, the head shape of the finished resist pattern 8 becomes rectangular as shown in FIG. 1 (iV). Moreover, since such a shape can be obtained as the same shape every time a resist pattern is formed, the reproducibility of the finish is improved.

これは、漫に続くドライエツチングに良い影響を及ぼす
。すなわち、このプロセスに続くドライエツチングによ
ってレジストパターンの表面が若干エツチングしても、
パターンの幅はほとんどそのまま維持される。
This has a positive effect on subsequent dry etching. In other words, even if the surface of the resist pattern is slightly etched by the dry etching that follows this process,
The width of the pattern remains almost the same.

なお、上述の実施例では、熱約手法により表面層の感度
を低下させることにより1J! 1m液に対する溶解速
度を減少させるようにしているが、これに限らず、レジ
ストの表面層に低感度のレジスト層を塗布してもよい。
In the above-mentioned embodiment, the sensitivity of the surface layer is lowered by a thermal reduction method to reduce the sensitivity to 1J! Although the dissolution rate for a 1 m liquid is reduced, the present invention is not limited to this, and a resist layer with low sensitivity may be applied to the surface layer of the resist.

[発明の効果] 以上のように、この発明によれば、レジスト層の表面層
を現像液に対し低感度にさせて、溶解速度が小さくなる
ようにしているので、得られるレジストパターンの頭部
形状を矩形に(ることができるため、仕上りの再現性は
向上し、後に続くドライエツチングに良い影響を及ぼす
[Effects of the Invention] As described above, according to the present invention, the surface layer of the resist layer is made to have low sensitivity to the developer so that the dissolution rate is low, so that the top of the resulting resist pattern is Since the shape can be made into a rectangle, the reproducibility of the finish is improved, which has a positive effect on the subsequent dry etching.

【図面の簡単な説明】[Brief explanation of drawings]

第1図はこの発明の一実施例のレジストパターン形成方
法を示す図である。第2図は従来のレジストパターン形
成方法を示す図である。 図において、1は基板、2はレジスト層、3は紫外線、
4は紫外線照射部、5は現像液、6はレジストパターン
、7は低感度化されたレジスト表面層、8はこの発明に
よるレジスト・パターンを示す。 なお、図中、同一符号は同一、または相当部分を示づ”
。 代理人   大  岩  増  謹 第1図
FIG. 1 is a diagram showing a resist pattern forming method according to an embodiment of the present invention. FIG. 2 is a diagram showing a conventional resist pattern forming method. In the figure, 1 is a substrate, 2 is a resist layer, 3 is an ultraviolet ray,
Reference numeral 4 indicates an ultraviolet irradiation section, 5 indicates a developer, 6 indicates a resist pattern, 7 indicates a desensitized resist surface layer, and 8 indicates a resist pattern according to the present invention. In addition, in the figures, the same symbols indicate the same or equivalent parts.
. Agent Masu Oiwa Figure 1

Claims (3)

【特許請求の範囲】[Claims] (1)半導体デバイスなどの製造における基板上へのレ
ジストパターン形成方法であつて、基板上に第1のレジ
スト層を設ける第1のステップと、 現像液に対して、前記第1のレジスト層よりも溶解速度
が小さい第2のレジスト層を前記第1のレジスト層上に
設ける第2のステップと、 前記第1および第2のレジスト層を露光する第3のステ
ップと、 前記露光された第1および第2のレジスト層を現像液に
より現像する第4のステップとを備え、レジストパター
ン形成の際にパターン頭部形状を矩形的に残存させるこ
とを特徴とする、レジストパターン形成方法。
(1) A method for forming a resist pattern on a substrate in the manufacture of semiconductor devices, etc., comprising: a first step of providing a first resist layer on the substrate; a second step of providing a second resist layer having a lower dissolution rate on the first resist layer; a third step of exposing the first and second resist layers; and a third step of exposing the first and second resist layers to light. and a fourth step of developing the second resist layer with a developer, and leaving a pattern head shape in a rectangular shape during resist pattern formation.
(2)前記第2のレジスト層は、前記第1のレジスト層
の表面層を加熱することにより形成されることを特徴と
する、特許請求の範囲第1項記載のレジストパターン形
成方法。
(2) The resist pattern forming method according to claim 1, wherein the second resist layer is formed by heating a surface layer of the first resist layer.
(3)前記第2のレジスト層は、前記第1のレジスト層
上に溶解速度の小さいレジスト液を塗布することにより
形成されることを特徴とする、特許請求の範囲第1項記
載のレジストパターン形成方法。
(3) The resist pattern according to claim 1, wherein the second resist layer is formed by applying a resist solution with a low dissolution rate onto the first resist layer. Formation method.
JP60227203A 1985-10-11 1985-10-11 Formation of resist pattern Pending JPS6286726A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60227203A JPS6286726A (en) 1985-10-11 1985-10-11 Formation of resist pattern

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60227203A JPS6286726A (en) 1985-10-11 1985-10-11 Formation of resist pattern

Publications (1)

Publication Number Publication Date
JPS6286726A true JPS6286726A (en) 1987-04-21

Family

ID=16857109

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60227203A Pending JPS6286726A (en) 1985-10-11 1985-10-11 Formation of resist pattern

Country Status (1)

Country Link
JP (1) JPS6286726A (en)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS54150079A (en) * 1978-05-18 1979-11-24 Cho Lsi Gijutsu Kenkyu Kumiai Method of forming pattern
JPS5533035A (en) * 1978-08-28 1980-03-08 Nec Corp Forming of resist pattern shaped like inverted truncated pyramid
JPS57191636A (en) * 1981-05-22 1982-11-25 Toshiba Corp Formation of resist pattern

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS54150079A (en) * 1978-05-18 1979-11-24 Cho Lsi Gijutsu Kenkyu Kumiai Method of forming pattern
JPS5533035A (en) * 1978-08-28 1980-03-08 Nec Corp Forming of resist pattern shaped like inverted truncated pyramid
JPS57191636A (en) * 1981-05-22 1982-11-25 Toshiba Corp Formation of resist pattern

Similar Documents

Publication Publication Date Title
JPH06326222A (en) Method for forming via and groove with high aspect ratio in optical image forming material or photoresist material
JPS6286726A (en) Formation of resist pattern
WO1983003485A1 (en) Electron beam-optical hybrid lithographic resist process
JPS62245251A (en) Resist pattern forming method
JPS62219520A (en) Formation of resist pattern
JPH0477746A (en) Pattern forming method of chemical amplification type resist
KR950012542B1 (en) Method of forming contact hole by double selective exposure of photomask
JPH01239928A (en) Formation of pattern
KR940007064B1 (en) Forming method of fine pattern
KR100269235B1 (en) Method of lead frame
JPH03237458A (en) Fine pattern forming method
JPH02158160A (en) Manufacture of lead frame
JPS6331119A (en) Pattern formation
KR100239435B1 (en) Semiconductor manufacturing method
JPH01278022A (en) Fine pattern forming method
JPS61121436A (en) Method for developing resist
JPH04206625A (en) Formation of pattern
JPS6276724A (en) Heat treating method for organic thin film
JPH02226724A (en) Manufacture of integrated circuit device
JPS63308316A (en) Manufacture of semiconductor device
JPH03147315A (en) Formation of pattern
JPH0499016A (en) Manufacture of semiconductor device
JPH02149853A (en) Method and apparatus for forming pattern
JPS6154629A (en) Forming process of photoresist pattern
JPS59222934A (en) Method for formation of pattern