JPS6280281A - Photolithoetching method - Google Patents

Photolithoetching method

Info

Publication number
JPS6280281A
JPS6280281A JP22118885A JP22118885A JPS6280281A JP S6280281 A JPS6280281 A JP S6280281A JP 22118885 A JP22118885 A JP 22118885A JP 22118885 A JP22118885 A JP 22118885A JP S6280281 A JPS6280281 A JP S6280281A
Authority
JP
Japan
Prior art keywords
resist
substrate
film
curved surface
desired pattern
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP22118885A
Other languages
Japanese (ja)
Other versions
JPH0520515B2 (en
Inventor
Keiji Fujimagari
藤曲 啓志
Kenichi Kobayashi
健一 小林
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujifilm Business Innovation Corp
Original Assignee
Fuji Xerox Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fuji Xerox Co Ltd filed Critical Fuji Xerox Co Ltd
Priority to JP22118885A priority Critical patent/JPS6280281A/en
Publication of JPS6280281A publication Critical patent/JPS6280281A/en
Publication of JPH0520515B2 publication Critical patent/JPH0520515B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/02Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding
    • H05K3/06Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding the conductive material being removed chemically or electrolytically, e.g. by photo-etch process
    • H05K3/061Etching masks
    • H05K3/064Photoresists
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23FNON-MECHANICAL REMOVAL OF METALLIC MATERIAL FROM SURFACE; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL; MULTI-STEP PROCESSES FOR SURFACE TREATMENT OF METALLIC MATERIAL INVOLVING AT LEAST ONE PROCESS PROVIDED FOR IN CLASS C23 AND AT LEAST ONE PROCESS COVERED BY SUBCLASS C21D OR C22F OR CLASS C25
    • C23F1/00Etching metallic material by chemical means
    • C23F1/02Local etching

Landscapes

  • Chemical & Material Sciences (AREA)
  • Engineering & Computer Science (AREA)
  • Materials Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • Manufacturing & Machinery (AREA)
  • Mechanical Engineering (AREA)
  • Metallurgy (AREA)
  • Organic Chemistry (AREA)
  • Electronic Switches (AREA)
  • ing And Chemical Polishing (AREA)
  • Manufacturing Of Printed Circuit Boards (AREA)

Abstract

PURPOSE:To accurately photoetch a film to be etched on a substrate having a curved surface by previously exposing a filmlike photoresist to be stuck to the film through a desired pattern. CONSTITUTION:A dry film resist 2 and a photomask 3 are aligned and exposed with a light source 4 to form a resist 5. The surface of the resist 5 is stuck to the surface of a thin conductor film 6 formed on a substrate 10. After the resist 2 is stripped, development and etching are carried out to obtain a desired pattern. Thus, the film 6 on the substrate 10 having a curved surface is accurately photoetched.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は曲面型サーマルヘッド等の曲面を有する基板に
対してもフォトリソエツチングが行なえるようにしたフ
ォトリソエツチング加工法に関する。
DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a photolithographic etching processing method that allows photolithographic etching to be performed even on a substrate having a curved surface such as a curved thermal head.

〔従来の技術〕[Conventional technology]

従来のフォトエツチング加工法として、例えば、平面に
加工された絶縁基板上に電極を形成するための金属膜を
加工するに際しては、電極を蒸着あるいはスパッタ法に
よって基板上に形成ののち、フォトリソエツチング技術
によってパターンを形成する方法が取られている。この
場合の加工精度は、エツチング時のマスクと基板の平滑
度を向上させることにより上げることができる。
As a conventional photoetching method, for example, when processing a metal film for forming electrodes on a flat insulating substrate, the electrodes are formed on the substrate by vapor deposition or sputtering, and then photolithography is performed. A method is used to form a pattern using Processing accuracy in this case can be increased by improving the smoothness of the mask and substrate during etching.

〔発明が解決しようとする問題点〕[Problem that the invention seeks to solve]

しかし、従来のフォトエツチング加工法にあっては、第
3図のように曲面を有する基板1oに適用しようとする
場合、平面のマスク11を使用すると、基板の曲面部が
マスクより離れるため、該曲面部では精度の良いパター
ンを形成できない不具合がある。
However, when applying the conventional photoetching method to a substrate 1o having a curved surface as shown in FIG. There is a problem that a pattern with high precision cannot be formed on a curved surface part.

このような不具合を解決するものとして、特公昭59−
230770号りこ示されるようにフレキシブルマスク
を用いる技術が提案されている。しかし、フレキシブル
マスクを固定することが難しく、加工精度を高めること
は容易でない。
As a solution to these problems, the
As shown in No. 230770, a technique using a flexible mask has been proposed. However, it is difficult to fix the flexible mask, and it is not easy to improve processing accuracy.

〔問題点を解決ための手段および作用〕本発明は上記事
情に鑑みてなされたものであり、曲面を有する基板上へ
の導体膜形成を精度良く行なえるようにするため、被エ
ツチング物に貼着する前にフォトレジストに所望のパタ
ーンを露光させておくようにしたフォトリソエツチング
加工法を堤供するものである。
[Means and effects for solving the problem] The present invention has been made in view of the above circumstances, and in order to form a conductive film on a substrate having a curved surface with high precision, it is possible to form a conductive film on a substrate having a curved surface with high precision. The present invention provides a photolithography process in which a desired pattern is exposed on a photoresist prior to deposition.

〔実施例〕〔Example〕

以下、本発明によるフォトリソエツチング加工法を詳細
に説明する。
Hereinafter, the photolithography processing method according to the present invention will be explained in detail.

第1図(a)〜(flは本発明のフォトリソエツチング
加工法を示し、まず、図(a)の如くにマスクアライナ
−の平滑なステージ1にドライフィルムレジスト2を載
せ(或いはドライフィルムレジスト2を平滑な薄い支持
板に貼着し、これをステージ1に載せ)る。ついで、図
(b)のようにドライフィルム2とホトマスク3をアラ
イメントし、光rA4によって露光し、ドライフィルム
レジスト2とホトマスク3の間にレジスト5を形成する
。更に、図(c)のようにホトマスク3によるドライフ
ィルムを剥がす(このとき、(a)の工程において支持
板を用いた場合には、支持板も剥がす)。つぎに、図(
dlのようにレジスト5面を基板10に予め形成されて
いる導体薄膜6の表面に貼着したのち、ドライフィルム
レジスト2を剥離する。この工程の後、図(81以上の
フォトリソエツチング加工法を適用してサーマルヘッド
を作成した実施例を第2図に基づいて説明する。
FIGS. 1(a) to (fl) show the photolithography processing method of the present invention. First, as shown in FIG. 1(a), a dry film resist 2 is placed on a smooth stage 1 of a mask aligner (or a dry film resist 2 is is attached to a smooth thin support plate and placed on stage 1).Next, as shown in Figure (b), the dry film 2 and photomask 3 are aligned and exposed to light rA4, and the dry film resist 2 and photomask 3 are aligned. A resist 5 is formed between the photomasks 3. Furthermore, as shown in Figure (c), the dry film formed by the photomask 3 is peeled off (at this time, if a support plate is used in the step (a), the support plate is also peeled off). ). Next, figure (
After attaching the resist 5 surface to the surface of the conductor thin film 6 previously formed on the substrate 10 as shown in dl, the dry film resist 2 is peeled off. After this process, an embodiment in which a thermal head was created by applying the photolithography process shown in Figure 81 or above will be described based on FIG. 2.

まず、グレートセラミック基板20の曲面部にTa2N
抵抗体21をスパッタしく第2図(a))、このスパッ
タ面に記述したドライフィルムレジスト22を熱ローラ
によって15μm厚に圧着する(第2図(bl及び(C
))。ついで、シャワー現象を行なったのちベータし、
CF4+02ガスを用いたドライエツチング法によって
TazNをエツチングして抵抗体23を形成する(第2
図(dl及び(f))。更に、抵抗体23に接続される
電極24を基板20の両面に形成するために、NiCr
 −Au導体を蒸着してレジスト膜を形成し、Kl+I
2+H20のエツチング液によってAuをエツチングす
るとともに、f(cHHzOのエツチング液によりNi
−Crをエツチングして導体パターンを形成する(第2
図(f))。ツいで、Sin、 −TazOsの保護膜
25を抵抗体23の表面に着膜することにより、サーマ
ルヘッドが完成する。
First, Ta2N is applied to the curved surface of the great ceramic substrate 20.
The resistor 21 is sputtered (FIG. 2(a)), and the dry film resist 22 described on the sputtered surface is pressed to a thickness of 15 μm using a hot roller (FIG. 2(bl and (C)).
)). Next, after performing the shower phenomenon, beta,
TazN is etched by a dry etching method using CF4+02 gas to form the resistor 23 (second
Figures (dl and (f)). Furthermore, in order to form electrodes 24 connected to the resistor 23 on both sides of the substrate 20, NiCr
-Au conductor is evaporated to form a resist film, Kl+I
Au is etched with an etching solution of 2+H20, and Ni is etched with an etching solution of f(cHzO).
- Etching Cr to form a conductor pattern (second
Figure (f)). Then, a protective film 25 of Sin, -TazOs is deposited on the surface of the resistor 23, thereby completing the thermal head.

以上の如くして製作されたサーマルヘッドの抵抗値のば
らつきは±10%程度であり、平面上に発熱体を形成し
た場合と同程度であり、充分な加工精度が得られた。
The variation in resistance value of the thermal head manufactured as described above was about ±10%, which was about the same as when the heating element was formed on a flat surface, and sufficient processing accuracy was obtained.

本発明の加工法を採用することによって、密着型イメー
ジセンササーマルヘッド等のハイブリット素子の小型化
を図ることができる。
By employing the processing method of the present invention, it is possible to downsize a hybrid element such as a contact type image sensor thermal head.

〔発明の効果〕〔Effect of the invention〕

以上説明した通り、本発明のフォトリソエツチング加工
法によれば、被エツチング物に貼着するフォトレジスト
に予め所望のパターンを露光させておくようにしたため
、曲面を有する基板に対するフォトエツチング加工を高
精度に行なうことができる。
As explained above, according to the photolithographic etching process method of the present invention, a desired pattern is exposed in advance on the photoresist that is attached to the object to be etched, so that the photoetching process on a curved substrate can be performed with high precision. can be done.

【図面の簡単な説明】[Brief explanation of drawings]

第1図(a)、 (bl、 (cl、 (d)、 (e
)、 (f)は本発明方法の実施工程を示す説明図、第
2図(a)、 (bl、 (cl、 (a+。 (e)、 (f)、 (g)は本発明を適用したサトイ
・ヘッドの製作工程を示す説明図、第3図は曲面を有す
る基板に対する従来のフォトエツチング加工法の説明図
。 符号の説明 1・・・ステージ、  2・・・ドライフィルムレジス
ト、3・・・ホトマスク、4・・・光源、 5・・・レ
ジスト、6・・・導体薄膜、  10・・・基板。 特許出願人  富士ゼロックス株式会社代理人 弁理士
   松 原 伸 2 同 同  村木清司 同 同  上島淳− 同 同  酒井宏明 第1図 (f。 第2図 2υ 第3図
Figure 1 (a), (bl, (cl), (d), (e
), (f) are explanatory diagrams showing the implementation steps of the method of the present invention, and Figure 2 (a), (bl, (cl, (a+) An explanatory diagram showing the manufacturing process of the Satoy head. Fig. 3 is an explanatory diagram of the conventional photoetching process method for a substrate with a curved surface. Explanation of symbols 1...stage, 2...dry film resist, 3...・Photomask, 4...Light source, 5...Resist, 6...Conductor thin film, 10...Substrate.Patent applicant Fuji Xerox Co., Ltd. Agent Patent attorney Shin Matsuhara 2 Same as Seiji Muraki Same as Uejima Atsushi - Same Hiroaki Sakai Figure 1 (f. Figure 2 2υ Figure 3

Claims (2)

【特許請求の範囲】[Claims] (1)フィルム状のフォトレジスト対象面に貼着してエ
ッチングを行なうフォトリソエッチング加工法において
、 貼着前の前記フォトレジストに予め所望のパターンの露
光を実施することを特徴とするフォトリソエッチング加
工法。
(1) A photolithographic etching processing method in which a film-like photoresist is attached to a target surface and etched, and the photolithographic etching processing method is characterized in that the photoresist is previously exposed to light in a desired pattern before being attached. .
(2)前記フォトレジストは、所望のパターンの露光が
施されたレジストを、少なくとも露光側面が透明なフィ
ルム材によって両面が保護され、且つ、容易に剥離可能
に形成したことを特徴とする特許請求の範囲第1項記載
のフォトリソエッチング加工法。
(2) The photoresist is a resist that has been exposed to light in a desired pattern, is protected on both sides by a transparent film material at least on the exposed side, and is easily removable. The photolithographic etching method according to item 1.
JP22118885A 1985-10-04 1985-10-04 Photolithoetching method Granted JPS6280281A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP22118885A JPS6280281A (en) 1985-10-04 1985-10-04 Photolithoetching method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP22118885A JPS6280281A (en) 1985-10-04 1985-10-04 Photolithoetching method

Publications (2)

Publication Number Publication Date
JPS6280281A true JPS6280281A (en) 1987-04-13
JPH0520515B2 JPH0520515B2 (en) 1993-03-19

Family

ID=16762854

Family Applications (1)

Application Number Title Priority Date Filing Date
JP22118885A Granted JPS6280281A (en) 1985-10-04 1985-10-04 Photolithoetching method

Country Status (1)

Country Link
JP (1) JPS6280281A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103313520A (en) * 2012-03-14 2013-09-18 深圳光启创新技术有限公司 Curved-surface metal graphic manufacturing method and curved-surface metal graphic substrate

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5916433A (en) * 1982-07-20 1984-01-27 Matsushita Electric Ind Co Ltd Selective calling receiver

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5916433A (en) * 1982-07-20 1984-01-27 Matsushita Electric Ind Co Ltd Selective calling receiver

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103313520A (en) * 2012-03-14 2013-09-18 深圳光启创新技术有限公司 Curved-surface metal graphic manufacturing method and curved-surface metal graphic substrate

Also Published As

Publication number Publication date
JPH0520515B2 (en) 1993-03-19

Similar Documents

Publication Publication Date Title
JPS5851412B2 (en) Microfabrication method for semiconductor devices
JPS6280281A (en) Photolithoetching method
JPS6123503B2 (en)
US3649392A (en) Thin-film circuit formation
JP2000146511A (en) Strain gauge
JPH01287968A (en) Manufacture of semiconductor device
JPH0234966A (en) Patterning of metal electrode on amorphous semiconductor thin film
JPS625243A (en) Mask for contact exposure
JPS625244A (en) Mask for contact exposure
JPS6294927A (en) Checking blank
JP2732868B2 (en) Fine pattern forming method
JPS6267546A (en) Manufacture of flexible mask
JPH0679156B2 (en) Glass mask manufacturing method
JPS60231331A (en) Formation of lift-off pattern
JPS61270169A (en) Manufacture of thermal head
JPS63275167A (en) Manufacture of contact image sensor
JPH04324673A (en) Formation of thin film resistance
JPH01253918A (en) Manufacture of semiconductor device
JPH01152623A (en) Manufacture of semiconductor device
JPS5869078A (en) Manufacture of thermal head
JPS63288020A (en) Formation of electrode
JPS5877228A (en) Photoetching method
JPS6114721A (en) Manufacture of mask
JPH04364726A (en) Pattern formation
JPH01297821A (en) Patterning of metallic electrode on amorphous semiconductor thin film