JPS6271749U - - Google Patents
Info
- Publication number
- JPS6271749U JPS6271749U JP16275385U JP16275385U JPS6271749U JP S6271749 U JPS6271749 U JP S6271749U JP 16275385 U JP16275385 U JP 16275385U JP 16275385 U JP16275385 U JP 16275385U JP S6271749 U JPS6271749 U JP S6271749U
- Authority
- JP
- Japan
- Prior art keywords
- buses
- enable signal
- gates
- bus
- bus enable
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000000873 masking effect Effects 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 2
Description
第１図はこの考案の一実施例を示す回路構成図
、第２図は同実施例を説明するためのタイムチヤ
ート、第３図は従来のバス制御回路の一例を示す
回図構成図、第４図は同回路を説明するためのタ
イムチヤートである。
１１〜１４…バス、１５〜１７…ゲート、１８
〜２０…ノア回路、２１…ナンド回路、２２，２
３…インバータ。
Fig. 1 is a circuit diagram showing an embodiment of this invention, Fig. 2 is a time chart for explaining the embodiment, and Fig. 3 is a circuit diagram showing an example of a conventional bus control circuit. Figure 4 is a time chart for explaining the circuit. 11-14...Bus, 15-17...Gate, 18
~20...NOR circuit, 21...NAND circuit, 22,2
3...Inverter.
Claims (1)
送する複数のバスを、適宜ゲートにバスイネーブ
ル信号を印加することにより所望のバス同士を切
換接続するようにした小形電子式計算機において
、バス切換時に各ゲートに与えられるバスイネー
ブル信号を所定時間マスクする手段を設けバス切
換時に全てのバスをデスエーブル状態にさせるよ
うにしたことを特徴とするバス制御回路。 In a small electronic calculator, multiple buses that transmit data information, etc. connected via gates are switched and connected to each other by applying a bus enable signal to the gates as appropriate. 1. A bus control circuit comprising means for masking a bus enable signal applied to a gate for a predetermined period of time so that all buses are brought into a disabled state when switching buses.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16275385U JPS6271749U (en) | 1985-10-23 | 1985-10-23 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16275385U JPS6271749U (en) | 1985-10-23 | 1985-10-23 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6271749U true JPS6271749U (en) | 1987-05-08 |
Family
ID=31090316
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP16275385U Pending JPS6271749U (en) | 1985-10-23 | 1985-10-23 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6271749U (en) |
-
1985
- 1985-10-23 JP JP16275385U patent/JPS6271749U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6271749U (en) | ||
| JPS6353155U (en) | ||
| JPS6118641U (en) | Signal path control circuit | |
| JPS5963866U (en) | Floppy disk drive control additional circuit | |
| JPS61147449U (en) | ||
| JPS6074338U (en) | Clock generation circuit | |
| JPS601037U (en) | binary circuit | |
| JPH03119202U (en) | ||
| JPS6214536U (en) | ||
| JPS58113139U (en) | Key switch response circuit | |
| JPS6071962U (en) | Operation mode setting device | |
| JPS61155930U (en) | ||
| JPS5847940U (en) | automatic data acquisition device | |
| JPS5872800U (en) | Memory protection device for configuration data | |
| JPS6116631U (en) | Power cutoff device for computer peripheral storage devices | |
| JPS6142640U (en) | Computer failure detection device | |
| JPS6085490U (en) | remote control device | |
| JPH0326015U (en) | ||
| JPH0374315U (en) | ||
| JPS62147047U (en) | ||
| JPS6130146U (en) | control circuit | |
| JPS6047061U (en) | Bidirectional signal control circuit | |
| JPS6283261U (en) | ||
| JPS6116655U (en) | bus drive circuit | |
| JPS61128739U (en) |