JPS6266304U - - Google Patents
Info
- Publication number
- JPS6266304U JPS6266304U JP15561485U JP15561485U JPS6266304U JP S6266304 U JPS6266304 U JP S6266304U JP 15561485 U JP15561485 U JP 15561485U JP 15561485 U JP15561485 U JP 15561485U JP S6266304 U JPS6266304 U JP S6266304U
- Authority
- JP
- Japan
- Prior art keywords
- terminal
- timing signal
- circuit
- flop
- flip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000001934 delay Effects 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 3
- 238000007493 shaping process Methods 0.000 description 1
Landscapes
- Programmable Controllers (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP15561485U JPS6266304U (cs) | 1985-10-11 | 1985-10-11 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP15561485U JPS6266304U (cs) | 1985-10-11 | 1985-10-11 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6266304U true JPS6266304U (cs) | 1987-04-24 |
Family
ID=31076472
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP15561485U Pending JPS6266304U (cs) | 1985-10-11 | 1985-10-11 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6266304U (cs) |
-
1985
- 1985-10-11 JP JP15561485U patent/JPS6266304U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6266304U (cs) | ||
| JPS62169831U (cs) | ||
| JPH02141872U (cs) | ||
| JPH0334333U (cs) | ||
| JPS61116436U (cs) | ||
| JPS58136840U (ja) | ウインカ−入力処理回路 | |
| JPS63196136U (cs) | ||
| JPS5948137U (ja) | フリツプフロツプ回路 | |
| JPS58522U (ja) | パルス幅整形回路 | |
| JPH01113793U (cs) | ||
| JPS6142623U (ja) | リセツト回路 | |
| JPH0163224U (cs) | ||
| JPS6339754U (cs) | ||
| JPH0350255U (cs) | ||
| JPS6361047U (cs) | ||
| JPS61147444U (cs) | ||
| JPH0163225U (cs) | ||
| JPS5928722U (ja) | バツクアツプ電源利用のカウンタメモリ方式における保護回路 | |
| JPS58161335U (ja) | 単安定マルチバイブレ−タ | |
| JPS59165043U (ja) | 誤動作防止回路 | |
| JPH0436655U (cs) | ||
| JPH0235220U (cs) | ||
| JPH0177027U (cs) | ||
| JPS5882039U (ja) | 位相比較回路 | |
| JPS59118036U (ja) | デ−タ入力回路 |